Branch merging for scheduling concurrent executions of branch operations
暂无分享,去创建一个
[1] Joseph A. Fisher,et al. 2n-way jump microinstruction hardware and an effective instruction binding method , 1980, SIGM.
[2] Michael D. Smith,et al. Boosting beyond static scheduling in a superscalar processor , 1990, ISCA '90.
[3] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.
[4] David S. Johnson,et al. Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .
[5] Wolfgang Karl,et al. Some Design Aspects for VLIW Architectures Exploiting Fine - Grained Parallelism , 1993, PARLE.
[6] Alexandru Nicolau,et al. Efficient hardware for multiway jumps and pre-fetches , 1985, MICRO 18.
[7] Alexandru Nicolau,et al. Percolation Scheduling: A Parallel Compilation Technique , 1985 .
[8] Chung-Ta King,et al. Branch merging for effective exploitation of instruction-level parallelism , 1992, MICRO.
[9] Alexandru Nicolau,et al. A Percolation Based VLIW Architecture , 1991, ICPP.
[10] Soo-Mook Moon,et al. Generalized Multiway Branch Unit for VLIW Microprocessors , 1995, IEEE Trans. Parallel Distributed Syst..
[11] Chung-Ta King,et al. Branch merging for effective exploitation of instruction-level parallelism , 1992, MICRO 1992.
[12] Michael D. Smith,et al. Boosting beyond static scheduling in a superscalar processor , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[13] Robert P. Colwell,et al. A VLIW architecture for a trace scheduling compiler , 1987, ASPLOS.
[14] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[15] Yen-Jen Oyang,et al. The effect of employing advanced branching mechanisms in superscalar processors , 1990, CARN.