Perturber: semi-synthetic circuit generation using ancestor control for testing incremental place and route
暂无分享,去创建一个
[1] Jonathan Rose,et al. Automatic generation of synthetic sequential benchmark circuits , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Jonathan Rose,et al. Synthetic circuit generation using clustering and iteration , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Jan M. Van Campenhout,et al. Generating synthetic benchmark circuits for evaluating CAD tools , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Guy Lemieux,et al. Semi-Synthetic Circuit Generation Using Graph Monomorphism for Testing Incremental Placement and Incremental Routing Tools , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[5] Guy Lemieux,et al. Logic block clustering of large designs for channel-width constrained FPGAs , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[6] Michel Minoux,et al. Generation of very large circuits to benchmark the partitioning of FPGA , 1999, ISPD '99.