Optimum phase-acquisition technique for charge-pump PLL

In this paper, we propose a new optimum phase-acquisition algorithm controlling the loop gain of a charge-pump PLL (CP-PLL) in the sense of the MMSE criterion. A set of recursive difference equations minimizing RMS jitter of output phase is derived to obtain an optimum gear-shifting sequence with a zero-phase start (ZPS) assumption. It is shown that the optimum gear-shifting sequence is independent of the variance of the input phase jitter. A procedure for applying this sequence to the design of CP-PLL circuits is described, Both behavoral simulation and HSPICE circuit-level simulation demonstrate that the proposed design leads to an efficient CP-PLL having both fast acquisition and significant jitter reduction characteristics. The optimal gear-shifting CP-PLL outperforms the conventional CP-PLLs. These methods can be used for clock recovery applications such as data communication receivers, disk drive read/write channels, and local area networks, as well as for other applications requiring very short initial preamble periods.

[1]  Gordon W. Roberts,et al.  Adaptive phase locked loop for video signal sampling , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[2]  R. Croughwell,et al.  A 150 mW, 155 MHz phase locked loop with low jitter VCO , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[3]  Yvon Savaria,et al.  A fast CMOS voltage-controlled ring oscillator , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[4]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[5]  Beomsup Kim,et al.  Analysis of timing jitter in CMOS ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[6]  Kazuo Kato,et al.  A fast pull‐in PLL IC using two‐mode pull‐in technique , 1992 .

[7]  T.H. Lee,et al.  A 155 MHz clock recovery delay- and phase-locked loop , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[8]  F. Adachi,et al.  Fast clock synchroniser using initial phase presetting DPLL (IPP-DPLL) for burst signal reception , 1991 .

[9]  John McNeill,et al.  Jitter in ring oscillators , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[10]  Asad A. Abidi,et al.  A 300-MHz CMOS voltage-controlled ring oscillator , 1990 .

[11]  Behzad Razavi,et al.  PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design , 1996 .

[12]  B. S. Glance,et al.  New Phase-Lock Loop Circuit Providing Very Fast Acquisition Time , 1985 .

[13]  W. D. Llewellyn,et al.  A 33mb/s Data Synchronizing Phase-locked-loop Circuit , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[14]  Mark Van Paemel,et al.  Analysis of a charge-pump PLL: a new model , 1994, IEEE Trans. Commun..

[15]  Beomsup Kim,et al.  An integrated CMOS mixed-mode signal processor for disk drive read channel applications , 1994 .

[16]  H. Shirahama,et al.  A new very fast pull-in PLL system with anti-pseudo-lock function , 1993, Symposium 1993 on VLSI Circuits.

[17]  Moshe Bar,et al.  The convergence of a PLL with variable parameters , 1990, Int. J. Circuit Theory Appl..

[18]  Shinichi Kojima,et al.  A BiCMOS PLL-based data separator circuit with high stability and accuracy , 1991 .

[19]  Dan H. Wolaver,et al.  Phase-Locked Loop Circuit Design , 1991 .

[20]  William C. Lindsey,et al.  SYNCHRONIZATION SYSTEMS in Communication and Control , 1972 .

[21]  Randy H. Katz,et al.  Design of PLL-based clock generation circuits , 1987 .

[22]  Avner Efendovich,et al.  A fully-digital, 2-MB/sec, CMOS data separator , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[23]  Charles G. Sodini,et al.  A 200-MHz CMOS phase-locked loop with dual phase detectors , 1989 .

[24]  Gerd Ascheid,et al.  Phase-, frequency-locked loops, and amplitude control , 1990 .

[25]  Beomsup Kim,et al.  A high speed digital data separator design using real time DSP for disk drive applications , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[26]  J. W. Scott,et al.  z-domain model for discrete-time PLL's , 1988 .

[27]  Beomsup Kim.  Optical MMSE gear-shifting algorithm for the fast synchronization of DPLL , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[28]  Hae-Seung Lee,et al.  SESSION 14: ANALOG PROCESSORS THPM 14.1: A 200MHz CMOS Phase-Locked Loop with Dual Phase Detectors* , 1989 .

[29]  Yoshitaka Takasaki,et al.  Digital Transmission Design and Jitter Analysis , 1991 .

[30]  M. Banu,et al.  Clock recovery circuits with instantaneous locking , 1992 .

[31]  F. Gardner.  Phase Accuracy of Charge Pump PLL's , 1982, IEEE Trans. Commun..