Quasi-parallel multi-path detection architecture using floating-gate-MOS-based CDMA matched filters

A quasi-parallel matching architecture for CDMA matched filters has been proposed aiming at high-speed and flexible multi-path detection. In the architecture, a drastic reduction in the hardware volume has been achieved as compared with a fully-parallel matching architecture according to Okada and Shibata (1999), while preserving the equivalent performance. The feasibility of the chip implementation has been examined based on the experimental results obtained from the floating-gate-MOS matched filters fabricated in a 0.35-/spl mu/m CMOS technology. As a result, the system is estimated to dissipate 31.0 mW occupying 4 mm/sub 2/ chip area for the 512-chip length correlation at a rate of 4.096 Mchips/s and four samples/chip.

[1]  K. Hara,et al.  A 23 mW 256-tap 8 MSample/s QPSK matched filter for DS-CDMA cellular telephony using recycling integrator correlators , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2]  Hiroyuki Nakase,et al.  Low Power Current-Cut Switched-Current Matched Filter for CDMA , 2001 .

[3]  Masahiro Sasaki,et al.  A Low Power Matched Filter for DS-CDMA Based on Analog Signal Processing , 2003, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[4]  Fuyun Ling.  Coherent detection with reference-symbol based channel estimation for direct sequence CDMA uplink communications , 1993, IEEE 43rd Vehicular Technology Conference.

[5]  Tadashi Shibata,et al.  Low-power CDMA analog matched filters based on floating-gate technology , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[7]  T. Yamasaki,et al.  A floating-gate-MOS-based low-power CDMA matched filter employing capacitance disconnection technique , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[8]  Atsuhiko Okada,et al.  A neuron-MOS parallel associator for high-speed CDMA matched filter , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).