New number representation for digital signal processing

A new number representation technique for the encoding of signed analogue signals is proposed. In the proposed representation the binary digits are plus one and minus one. This leads to a simple and unified encoding of signed quantities. The digital-to-analogue and analogue-to-digital conversion for the above encoding is examined. Also, the basic arithmetic operations between numbers in the proposed representation and the corresponding hardware implementation are presented. Finally, applications of the proposed technique in digital signal processing are discussed.

[1]  L. S. Houselander,et al.  Cellular-array negabinary multiplier , 1974 .

[2]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3]  H. H. Guild.  Fully iterative fast array for binary multiplication and addition , 1969 .

[4]  John A. Gibson,et al.  Synthesis and Comparison of Two's Complement Parallel Multipliers , 1975, IEEE Transactions on Computers.

[5]  Dharma P. Agrawal.  Negabinary carry-look-ahead adder and fast multiplier , 1974 .

[6]  P.V. Sankar,et al.  Arithmetic Algorithms in a Negative Base , 1973, IEEE Transactions on Computers.

[7]  Corneliu I. Toma.  Cellular Logic Array for High-Speed Signed Binary Number Multiplication , 1975, IEEE Transactions on Computers.

[8]  Bede Liu,et al.  An ADPCM realization of nonrecursive digital filters , 1976 .

[9]  C. K. Yuen,et al.  A Note on Base -2 Arithmetic Logic , 1975, IEEE Trans. Computers.

[10]  Paul A. Wintz,et al.  Fast Multipliers , 1970, IEEE Transactions on Computers.

[11]  Shalhav Zohar.  A/D Conversion for Radix (-2) , 1973, IEEE Transactions on Computers.

[12]  N. Kouvaras.  Operations on delta-modulated signals and their application in the realization of digital filters , 1978 .

[13]  A. K. Choudhury,et al.  An Iterative Array for Multiplication of Signed Binary Numbers , 1972, IEEE Transactions on Computers.

[14]  E. V. Krishnamurthy,et al.  Logical design of a negative binary adder-subtracter , 1974 .

[15]  Tran-Thong,et al.  A Recursive Digital Filter Using DPCM , 1976, IEEE Trans. Commun..

[16]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[17]  P. Csillag,et al.  Iterative logical network for parallel multiplication , 1968 .

[18]  Gordon B. Lockhart.  Modular networks for direct processing of delta-modulated signals , 1979 .

[19]  R. De Mori,et al.  A Parallel Structure for Signed-Number Multiplication and Addition , 1972, IEEE Transactions on Computers.