On invalidation mechanisms for non-robust delay tests

In most of the delay fault testing literature there is a widespread belief that a non-robust test for a path delay fault can be invalidated only through the existence of another path delay fault. In this paper the author presents an analysis of conditions that can invalidate a non-robust test, and gives four different invalidation mechanisms. Three of these mechanisms, in addition to pulse dampening, do not require the existence of another path delay fault in a circuit. He also defines pseudo-VNR tests, and shows that this is the most common interpretation of validatable-non-robust tests in the literature. Uncovering the invalidation mechanisms for non-robust tests is quite important given the fact that a large number of paths in a circuit usually do not have any robust tests.

[1]  Irith Pomeranz,et al.  A Generalized Test Generation Procedure for Path Delay Faults , 1998, FTCS.

[2]  Slawomir Pilarski,et al.  Non-Robust versus Robust , 1995 .

[3]  Kurt Keutzer,et al.  Validatable nonrobust delay-fault testable circuits via logic synthesis , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Michael D. Ciletti,et al.  Robustsless Enhancement And Detection Threshold Reduction In ATPG For Gate Delay Faults , 1992, Proceedings International Test Conference 1992.

[6]  Sungho Kang,et al.  Fastpath: a path-delay test generator for standard scan designs , 1994, Proceedings., International Test Conference.

[7]  Slawomir Pilarski,et al.  Non-robust versus robust [test generation] , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[8]  Michael H. Schulz,et al.  DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Michael Pabst,et al.  RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.

[10]  Kwang-Ting Cheng,et al.  Generation of High Quality Tests for Robustly Untestable Path Delay Faults , 1996, IEEE Trans. Computers.

[11]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[13]  Janak H. Patel,et al.  Fast identification of untestable delay faults using implications , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[14]  Premachandran R. Menon,et al.  Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.

[15]  Janak H. Patel,et al.  Fast identification of untestable delay faults using implications , 1997, ICCAD 1997.