Simulation of Spiking Neural Networks on Different Hardware Platforms

Substantial evidence indicates that the time structure of neuronal spike trains is relevant in neuronal signal processing. Bio-inspired spiking neural networks are taking these results into account. Applications of these networks to low vision problems, e.g. segmentation, requires that the simulation of large-scale networks must be performed in a reasonable time. On this basis, we investigated the achievable performance of existing hardware platforms for the simulation of spiking neural networks with sizes from 8k neurons up to 512k neurons/50M synapses. We present results for workstations (Sparc-Ultra), digital signal processors (TMS-C8x), neurocomputers (CNAPS, SYNAPSE), small- and large-scale parallel-computers (4xPentium, CM-2, SP2) and discuss the specific implementation issues. According to our investigation, only supercomputers like CM-2 can match the performance requirements for the simulation of very large-scale spiking neural networks. Therefore, there is still. the need for low-cost hardware accelerators.

[1]  Heinrich Klar,et al.  A SIMD/dataflow architecture for a neurocomputer for spike-processing neural networks (NESPINN) , 1996, Proceedings of Fifth International Conference on Microelectronics for Neural Networks.

[2]  Manfred Paul,et al.  Parallel Simulation of Pulse Coded Neural Networks , 1997 .

[3]  John Wawrzynek,et al.  Silicon Auditory Processors as Computer Peripherals , 1992, NIPS.

[4]  A. Aertsen Brain theory : spatio-temporal aspects of brain function , 1993 .

[5]  Heinrich Klar,et al.  Hardware Requirements for Spike-Processing Neural Networks , 1995, IWANN.

[6]  Heinrich Klar,et al.  TOWARDS EFFICIENT HARDWARE FOR SPIKE-PROCESSING NEURAL NETWORKS , 1995 .

[7]  Wolfgang Maass,et al.  Lower Bounds for the Computational Power of Networks of Spiking Neurons , 1996, Neural Computation.

[8]  P. Dicke,et al.  Feature linking via stimulus-evoked oscillations: experimental results from cat visual cortex and functional implications from a network model , 1989, International 1989 Joint Conference on Neural Networks.

[9]  J. Beichter,et al.  Architecture of a general-purpose neural signal processor , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[10]  G. G. Stokes "J." , 1890, The New Yale Book of Quotations.

[11]  W. Singer,et al.  Stimulus-specific neuronal oscillations in orientation columns of cat visual cortex. , 1989, Proceedings of the National Academy of Sciences of the United States of America.

[12]  Herbert J. Reitboeck,et al.  Object separation in dynamic neural networks , 1993, IEEE International Conference on Neural Networks.

[13]  Ernst Niebur,et al.  Efficient Simulation of Biological Neural Networks on Massively Parallel Supercomputers with Hypercube Architecture , 1993, NIPS.

[14]  G. Hartmann,et al.  An artificial neural network accelerator for pulse coded model-neurons , 1995, Proceedings of ICNN'95 - International Conference on Neural Networks.

[15]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[16]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[17]  C. Koch,et al.  Towards a neurobiological theory of consciousness , 1990 .