A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques

An 8-channel 6-bit 16-GS/s time-interleaved analog- to-digital converter (TI ADC) was fabricated using a 65 nm CMOS technology. Each analog-to-digital channel is a 6-bit flash ADC. Its comparators are latches without the preamplifiers. The input-referred offsets of the latches are reduced by digital offset calibration. The TI ADC includes a multi-phase clock generator that uses a delay-locked loop to generate 8 sampling clocks from a reference clock of the same frequency. The uniformity of the sampling intervals is ensured by digital timing-skew calibration. Both the offset calibration and the timing-skew calibration run continuously in the background. At 16 GS/s sampling rate, this ADC chip achieves a signal-to-distortion-plus-noise ratio (SNDR) of 30.8 dB. The chip consumes 435 mW from a 1.5 V supply. The ADC active area is 0.93 × 1.58 mm2.

[1]  Jieh-Tsorng Wu,et al.  A Multiphase Timing-Skew Calibration Technique Using Zero-Crossing Detection , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2011, IEEE Journal of Solid-State Circuits.

[3]  S. Tsukamoto,et al.  A CMOS 6b 400 M sample/s ADC with error correction , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  Martin Clara,et al.  A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13µm Digital CMOS , 2004, DATE.

[5]  F. Kuttner,et al.  A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-/spl mu/m digital CMOS , 2005, IEEE Journal of Solid-State Circuits.

[6]  Jieh-Tsorng Wu,et al.  A background timing-skew calibration technique for time-interleaved analog-to-digital converters , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Asad A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 μm CMOS , 2001 .

[8]  Michiel Steyaert,et al.  Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .

[9]  M.-C.F. Chang,et al.  A 1-GHz signal bandwidth 6-bit CMOS ADC with power-efficient averaging , 2005, IEEE Journal of Solid-State Circuits.

[10]  M. Elmasry,et al.  A 6-Bit 1.6-GS/sLow-Power Wideband Flash ADC Converter in 0.13-µm CMOS Technology , 2008, IEEE J. Solid State Circuits.

[11]  A. Montijo,et al.  A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 /spl mu/m CMOS , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[13]  S. Ramprasad,et al.  A 10.3GS/s 6bit (5.1 ENOB at Nyquist) time-interleaved/pipelined ADC using open-loop amplifiers and digital calibration in 90nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[14]  Chun-Cheng Huang,et al.  A background comparator calibration technique for flash analog-to-digital converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Chun-Cheng Huang,et al.  A CMOS 6-Bit 16-GS/s time-interleaved ADC with digital background calibration , 2010, 2010 Symposium on VLSI Circuits.

[16]  Paul Voois,et al.  A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s , 2008, IEEE Journal of Solid-State Circuits.