Characterization of Neutron- and Alpha-Particle-Induced Transients Leading to Soft Errors in 90-nm CMOS Technology
暂无分享,去创建一个
B. Narasimham | W. T. Holman | R.A. Reed | A.F. Witulski | W.T. Holman | L.W. Massengill | B.L. Bhuva | R.D. Schrimpf | M.J. Gadlage | Xiaowei Zhu | R.A. Weller | peixiong zhao | R. Reed | R. Weller | L. Massengill | M. Gadlage | B. Narasimham | B. Bhuva | A. Witulski | Xiaowei Zhu
[1] H.H.K. Tang,et al. Measurement of the flux and energy spectrum of cosmic-ray induced neutrons on the ground , 2004, IEEE Transactions on Nuclear Science.
[2] A.F. Witulski,et al. Analysis of Parasitic PNP Bipolar Transistor Mitigation Using Well Contacts in 130 nm and 90 nm CMOS Technology , 2007, IEEE Transactions on Nuclear Science.
[3] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[4] N. Seifert,et al. Chip-level soft error estimation method , 2005, IEEE Transactions on Device and Materials Reliability.
[5] Lloyd W. Massengill,et al. Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .
[6] R. Baumann. Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .
[7] B.L. Bhuva,et al. RHBD techniques for mitigating effects of single-event hits using guard-gates , 2005, IEEE Transactions on Nuclear Science.
[8] Y. Yanagawa,et al. Experimental Verification of Scan-Architecture-Based Evaluation Technique of SET and SEU Soft-Error Rates at Each Flip-Flop in Logic VLSI Systems , 2009, IEEE Transactions on Nuclear Science.
[9] B. Narasimham,et al. Radiation-Induced Soft Error Rates of Advanced CMOS Bulk Devices , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[10] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[11] B. Narasimham,et al. Quantifying the Effectiveness of Guard Bands in Reducing the Collected Charge Leading to Soft Errors , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[12] D. McMorrow,et al. The contribution of nuclear reactions to heavy ion single event upset cross-section measurements in a high-density SEU hardened SRAM , 2005, IEEE Transactions on Nuclear Science.
[13] B. Narasimham,et al. Characterization of Digital Single Event Transient Pulse-Widths in 130-nm and 90-nm CMOS Technologies , 2007, IEEE Transactions on Nuclear Science.
[14] B. Narasimham,et al. On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.
[15] Michael Nicolaidis. Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).
[16] R. Baumann. The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction , 2002, Digest. International Electron Devices Meeting,.
[17] B. Narasimham,et al. Assessing Alpha Particle-Induced Single Event Transient Vulnerability in a 90-nm CMOS Technology , 2008, IEEE Electron Device Letters.