Single-ended Differential RF Circuit Topologies Utilizing Complementary MOS Devices

Single-ended differential RF circuit topologies fully utilizing complementary characteristics of both NMOS and PMOS are proposed, which have inherent advantage of both single-ended and differential circuits. Using this concept, we propose a CCPP (Complementary CMOS parallel push-pull) amplifier which has single-ended input/output with differential amplifying characteristics, leading to more than 30 dB improvement on IIP2. In addition, complementary resistive mixer is also proposed, which provides not only differential IF outputs from single-ended RF input, but much better linearity as well as isolation characteristics. Experimental results using 0.35 µm CMOS process show that, compared with conventional NMOS resistive mixer, the proposed mixer shows 15 dB better LO-to-IF isolation, 4.6 dB better IIP2, and 4.5 dB better IIP3 performances.

[1]  Kwyro Lee,et al.  A new linearization technique for MOSFET RF amplifier using multiple gated transistors , 2000 .

[2]  J. Ryynanen,et al.  A 22 mA 3.7 dB NF direct conversion receiver for 3G WCDMA , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[3]  Tanaka,et al.  A Linearization Technique For CMOS RF Power Amplifiers , 1997, Symposium on VLSI Circuits.

[4]  Chenming Hu,et al.  A high speed SOI technology with 12 ps/18 ps gate delay operating at 5 V/1.5 V , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[5]  Asad A. Abidi,et al.  A 900 MHz dual conversion low-IF GSM receiver in 0.35 μm CMOS , 2001 .

[6]  J.J. Kucera Wideband BiCMOS VCO for GSM/UMTS direct conversion receivers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  M. Steyaert,et al.  High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection , 2001 .

[8]  D. J. Allstot,et al.  Design and optimization of CMOS RF power amplifiers , 2001, IEEE J. Solid State Circuits.

[9]  M.S.J. Steyaert,et al.  A 0.25 /spl mu/m CMOS 17 GHz VCO , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[10]  D.J. Allstot,et al.  Parasitic-aware design and optimization of CMOS RF integrated circuits , 1998, 1998 IEEE MTT-S International Microwave Symposium Digest (Cat. No.98CH36192).

[11]  A. M. ElSayed,et al.  Low-phase-noise LC quadrature VCO using coupled tank resonators in a ring structure , 2001, IEEE J. Solid State Circuits.

[12]  D. Gloria,et al.  BiCMOS MOSFET high frequency features for radiofrequency (RF) applications. Hot carrier effects on dynamic and noise parameters, impact on RF design features , 1999, 1999 IEEE MTT-S International Microwave Symposium Digest (Cat. No.99CH36282).

[13]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[14]  Deog-Kyoon Jeong,et al.  A single-chip 2.4 GHz direct-conversion CMOS transceiver with GFSK modem for Bluetooth application , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[15]  Zhaofeng Zhang,et al.  A 930 MHz CMOS DC-offset-free direct-conversion 4-FSK receiver , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[16]  Howard C. Luong,et al.  A 1-V 2.4-GHz CMOS RF receiver front-end for Bluetooth application , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[17]  Behzad Razavi,et al.  RF Microelectronics , 1997 .

[18]  Ilku Nam,et al.  Architecture and algorithm for ultra-high precision image rejection mixer using digital compensation , 2000 .

[19]  B. Kim,et al.  Highly linear CMOS RF MMIC amplifier using multiple gated transistors and its Volterra series analysis , 2001, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157).

[20]  T. Kuo,et al.  A 1.5 W class-F RF power amplifier in 0.2 /spl mu/m CMOS technology , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[21]  Ali Hajimiri,et al.  Concepts and methods in optimization of integrated LC VCOs , 2001, IEEE J. Solid State Circuits.

[22]  Michel Steyaert Single chip CMOS RF transceivers: wishful thinking or reality , 2001 .

[23]  T.H. Lee,et al.  Oscillator phase noise: a tutorial , 1999, IEEE Journal of Solid-State Circuits.

[24]  B. Razavi,et al.  A 5.2-GHz CMOS receiver with 62-dB image rejection , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[25]  Sungkyung Park,et al.  Design of a 1.8 GHz low-noise amplifier for RF front-end in a 0.8 μm CMOS technology , 2001, IEEE Trans. Consumer Electron..

[26]  Hyung Ki Ahn,et al.  A fully integrated CMOS RF front-end with on-chip VCO for WCDMA applications , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[27]  Ali Hajimiri,et al.  Design and optimization of a low noise 2.4 GHz CMOS VCO with integrated LC tank and MOSCAP tuning , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).