Low-latency low-complexity channel decoder architectures for modern communication systems

University of Minnesota Ph.D. dissertation. December 2012. Major: Electrical Engineering. Advisor: Professor Keshab K. Parhi. 1 computer file (PDF); xii, 143 pages.

[1]  Keshab K. Parhi,et al.  Low-Latency Sequential and Overlapped Architectures for Successive Cancellation Polar Decoder , 2013, IEEE Transactions on Signal Processing.

[2]  D. Mackay,et al.  Low density parity check codes over GF(q) , 1998, 1998 Information Theory Workshop (Cat. No.98EX131).

[3]  Qin Huang,et al.  Array dispersions of matrices and constructions of quasi-cyclic LDPC codes over non-binary fields , 2008, 2008 IEEE International Symposium on Information Theory.

[4]  Keshab K. Parhi,et al.  A Network-Efficient Nonbinary QC-LDPC Decoder Architecture , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  R. Urbanke,et al.  Polar codes are optimal for lossy source coding , 2009 .

[6]  Keshab K. Parhi.  Pipelining in algorithms with quantizer loops , 1991 .

[7]  M. Fossorier,et al.  Architecture of a low-complexity non-binary LDPC decoder for high order fields , 2007, 2007 International Symposium on Communications and Information Technologies.

[8]  Valentin Savin,et al.  Min-Max decoding for non binary LDPC codes , 2008, 2008 IEEE International Symposium on Information Theory.

[9]  Chen-Yi Lee,et al.  A shift register architecture for high-speed data sorting , 1995, J. VLSI Signal Process..

[10]  Keshab K. Parhi,et al.  Reduced-latency SC polar decoder architectures , 2012, 2012 IEEE International Conference on Communications (ICC).

[11]  Henk Wymeersch,et al.  Log-domain decoding of LDPC codes over GF(q) , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[12]  Xinmiao Zhang,et al.  Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[14]  Edward A. Lee,et al.  Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing , 1989, IEEE Transactions on Computers.

[15]  Shu Lin,et al.  CTH08-1: Construction of High Performance and Efficiently Encodable Nonbinary Quasi-Cyclic LDPC Codes , 2006, IEEE Globecom 2006.

[16]  Xinmiao Zhang,et al.  Partial-parallel decoder architecture for quasi-cyclic non-binary LDPC codes , 2010, 2010 IEEE International Conference on Acoustics, Speech and Signal Processing.

[17]  Toshiyuki Tanaka,et al.  Performance of polar codes with the construction using density evolution , 2009, IEEE Communications Letters.

[18]  David Declercq,et al.  Decoding Algorithms for Nonbinary LDPC Codes Over GF$(q)$ , 2007, IEEE Transactions on Communications.

[19]  Zhi Ding,et al.  High Performance Non-Binary Quasi-Cyclic LDPC Codes on Euclidean Geometries LDPC Codes on Euclidean Geometries , 2009, IEEE Transactions on Communications.

[20]  Keshab K. Parhi,et al.  Pipelined Parallel FFT Architectures via Folding Transformation , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Li Zhang,et al.  Non-binary LDPC codes vs. Reed-Solomon codes , 2008, 2008 Information Theory and Applications Workshop.

[22]  Keshab K. Parhi,et al.  Synthesis of folded pipelined architectures for multirate DSP algorithms , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[23]  Qin Huang,et al.  Quasi-cyclic LDPC codes: an algebraic construction , 2010, IEEE Transactions on Communications.

[24]  A. Bourdoux,et al.  A flexible ASIP decoder for combined binary and non-binary LDPC codes , 2010, 2010 17th IEEE Symposium on Communications and Vehicular Technology in the Benelux (SCVT2010).

[25]  Frank R. Kschischang,et al.  A Simplified Successive-Cancellation Decoder for Polar Codes , 2011, IEEE Communications Letters.

[26]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. II. Pipelined incremental block filtering , 1989, IEEE Trans. Acoust. Speech Signal Process..

[27]  Keshab K. Parhi,et al.  High performance, high throughput turbo/SOVA decoder design , 2003, IEEE Trans. Commun..

[28]  Keshab K. Parhi,et al.  Static Rate-Optimal Scheduling of Iterative Data-Flow Programs via Optimum Unfolding , 1991, IEEE Trans. Computers.

[29]  Keshab K. Parhi,et al.  Latency Analysis and Architecture Design of Simplified SC Polar Decoders , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[30]  Heinrich Meyr,et al.  On Complexity, Energy- and Implementation-Efficiency of Channel Decoders , 2010, IEEE Transactions on Communications.

[31]  Robert Michael Tanner,et al.  A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.

[32]  Keshab K. Parhi,et al.  Synthesis of low power folded programmable coefficient FIR digital filters , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[33]  Rüdiger L. Urbanke,et al.  Polar Codes for Channel and Source Coding , 2009, ArXiv.

[34]  Bo Zhou.  Algebraic Constructions of High Performance and Efficiently Encodable Non-Binary Quasi-Cyclic LDPC Codes , 2008 .

[35]  Zhongfeng Wang,et al.  Extended layered decoding of LDPC codes , 2008, GLSVLSI '08.

[36]  Zhongfeng Wang,et al.  High-Throughput Layered LDPC Decoding Architecture , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Irina Adjudeanu,et al.  Codes correcteurs d'erreurs LDPC structurés , 2010 .

[38]  David Declercq,et al.  Low-complexity decoding for non-binary LDPC codes in high order fields , 2010, IEEE Transactions on Communications.

[39]  Rosli Salleh,et al.  The Future of Mobile Wireless Communication Networks , 2009, 2009 International Conference on Communication Software and Networks.

[40]  E. Arkan,et al.  A performance comparison of polar codes and Reed-Muller codes , 2008, IEEE Communications Letters.

[41]  Michael Luby,et al.  A digital fountain approach to reliable distribution of bulk data , 1998, SIGCOMM '98.

[42]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[43]  Shu Lin,et al.  Construction of non-binary quasi-cyclic LDPC codes by arrays and array dispersions - [transactions papers] , 2009, IEEE Transactions on Communications.

[44]  Zhongfeng Wang,et al.  Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[45]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition , 1989, IEEE Trans. Acoust. Speech Signal Process..

[46]  Khaled A. S. Abdel-Ghaffar,et al.  A unified approach to the construction of binary and nonbinary quasi-cyclic LDPC codes based on finite fields , 2009, IEEE Transactions on Communications.

[47]  Keshab K. Parhi,et al.  Interleaved successive cancellation polar decoders , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[48]  D.J.C. MacKay,et al.  Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.

[49]  Rüdiger L. Urbanke,et al.  Polar Codes: Characterization of Exponent, Bounds, and Constructions , 2010, IEEE Transactions on Information Theory.

[50]  C. Spagnol,et al.  Hardware Implementation of LDPC Decoders , 2009 .

[51]  Keshab K. Parhi,et al.  Area efficient controller design of barrel shifters for reconfigurable LDPC decoders , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[52]  Dwijendra K. Ray-Chaudhuri,et al.  Binary mixture flow with free energy lattice Boltzmann methods , 2022, arXiv.org.

[53]  Keshab K. Parhi,et al.  Low Complexity Decoder Architecture for Low-Density Parity-Check Codes , 2009, J. Signal Process. Syst..

[54]  Shu Lin,et al.  Construction of nonbinary cyclic, quasi-cyclic and regular LDPC codes: a finite geometry approach , 2008, IEEE Transactions on Communications.

[55]  Zhongfeng Wang,et al.  Layered decoding for non-binary LDPC codes , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[56]  Keshab K. Parhi,et al.  Low-Complexity Switch Network for Reconfigurable LDPC Decoders , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[57]  Keshab K. Parhi,et al.  Determining the minimum iteration period of an algorithm , 1995, J. VLSI Signal Process..

[58]  Emmanuel Boutillon,et al.  Bubble check: a simplified algorithm for elementary check node processing in extended min-sum non-binary LDPC decoders , 2010 .

[59]  Alexander Vardy,et al.  Hardware Implementation of Successive-Cancellation Decoders for Polar Codes , 2012, J. Signal Process. Syst..

[60]  Onur Ozan Koyluoglu,et al.  Polar coding for secure transmission and key agreement , 2010, 21st Annual IEEE International Symposium on Personal, Indoor and Mobile Radio Communications.

[61]  Keshab K. Parhi,et al.  Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[62]  Keshab K. Parhi,et al.  ILP-based cost-optimal DSP synthesis with module selection and data format conversion , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[63]  Alexander Vardy,et al.  Hardware architectures for successive cancellation decoding of polar codes , 2010, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).

[64]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[65]  X. Jin.  Factor graphs and the Sum-Product Algorithm , 2002 .

[66]  Patrick Robertson,et al.  Illuminating the structure of code and decoder of parallel concatenated recursive systematic (turbo) codes , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.

[67]  Zhongfeng Wang,et al.  An Efficient VLSI Architecture for Nonbinary LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[68]  Richard W. Hamming,et al.  Error detecting and error correcting codes , 1950 .

[69]  Keshab K. Parhi,et al.  Area-efficient high-speed decoding schemes for turbo decoders , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[70]  Shu Lin,et al.  Channel Codes: Classical and Modern , 2009 .

[71]  Erdal Arikan,et al.  Systematic Polar Coding , 2011, IEEE Communications Letters.

[72]  Alexander Vardy,et al.  Achieving the secrecy capacity of wiretap channels using Polar codes , 2010, ISIT.

[73]  Norbert Wehn,et al.  Complexity evaluation of non-binary Galois field LDPC code decoders , 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing.

[74]  Desmond P. Taylor,et al.  Near Optimum Error Correcting Coding and Decoding: TurboCodes , 2007 .

[75]  Erdal Arikan,et al.  Channel Polarization: A Method for Constructing Capacity-Achieving Codes for Symmetric Binary-Input Memoryless Channels , 2008, IEEE Transactions on Information Theory.

[76]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[77]  Shu Lin,et al.  Transactions Papers - Constructions of Nonbinary Quasi-Cyclic LDPC Codes: A Finite Field Approach , 2008, IEEE Transactions on Communications.

[78]  Jun Tang,et al.  Reconfigurable Shuffle Network Design in LDPC Decoders , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).

[79]  Alptekin Pamuk,et al.  An FPGA implementation architecture for decoding of polar codes , 2011, 2011 8th International Symposium on Wireless Communication Systems.

[80]  Keshab K. Parhi,et al.  A Pipelined FFT Architecture for Real-Valued Signals , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.