Cost-Efficient Integration of Industrial Applications Using Smart Power Gate Arrays

Due to high functional variety, wide power rating range, and relatively low product volumes, electronic systems for industrial application are difficult to economically be integrated on a chip. This paper presents the smart power gate array (SPGA), a novel application-specific integrated circuit (ASIC) platform exactly aimed at enabling cost-efficient single-chip integration of industrial electronic systems. The SPGA combines a low-voltage mixed-signal gate array with a structured high-voltage smart-power core, allowing for single-chip integration of signal conditioning, data processing, power management, actuator driving, and line communication functionalities required for industrial applications. Simultaneously, it offers low nonrecurring engineering cost and high design flexibility owning to the utilized gate array technology. In this paper, the SPGA concept is introduced to overcome integration limitations of existing ASIC technologies. Then, design and capabilities of the SPGA functional modules are described. Finally, a practical SPGA application example of single-chip integrated solenoid valve control and monitoring system is demonstrated.

[1]  Young-Hyun Jun,et al.  Fast Output Voltage-Regulated PWM Buck Converter With an Adaptive Ramp Amplitude Control , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Jian Li,et al.  New Modeling Approach and Equivalent Circuit Representation for Current-Mode Control , 2010, IEEE Transactions on Power Electronics.

[3]  Yimin Gao,et al.  Study on the Dynamic Characteristics of Pneumatic ABS Solenoid Valve for Commercial Vehicle , 2007, 2007 IEEE Vehicle Power and Propulsion Conference.

[4]  Enrico Canuto,et al.  Hierarchical digital control of a proportional electro-hydraulic valve , 2013, 2013 IEEE International Conference on Mechatronics and Automation.

[5]  Andreas Kugi,et al.  Slew rate control strategies for smart power ICs based on iterative learning control , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[6]  S. Angkititrakul,et al.  Design and analysis of buck converter with pulse-skipping modulation , 2008, 2008 IEEE Power Electronics Specialists Conference.

[7]  Michiel Steyaert,et al.  EMC of Analog Integrated Circuits , 2009 .

[8]  Raymond B. Ridley,et al.  A new small-signal model for current-mode control , 1990 .

[9]  Ke-Horng Chen,et al.  Dithering Skip Modulation, Width and Dead Time Controllers in Highly Efficient DC-DC Converters for System-On-Chip Applications , 2007, IEEE Journal of Solid-State Circuits.

[10]  William H. Dawes,et al.  The design of a family of high-current switches with over-current and over-temperature protection , 1998, IEEE Trans. Instrum. Meas..

[11]  Yu-Wen Tsai,et al.  Structured ASIC, evolution or revolution? , 2004, ISPD '04.

[12]  Ke-Horng Chen,et al.  Adaptive pulse skipping and adaptive compensation capacitance techniques in current-mode buck-boost DC-DC converters for fast transient response , 2013, 2013 IEEE 10th International Conference on Power Electronics and Drive Systems (PEDS).

[13]  David V. Anderson,et al.  Large-scale field-programmable analog arrays for analog signal processing , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Ling-Feng Shi,et al.  Mode-Selectable High-Efficiency Low-Quiescent-Current Synchronous Buck DC–DC Converter , 2014, IEEE Transactions on Industrial Electronics.

[15]  P. Mattavelli,et al.  Comparison of Small Signal Characteristics in Current Mode Control Schemes for Point-of-Load Buck Converter Applications , 2013, IEEE Transactions on Power Electronics.

[16]  M. Sebastian Application-specific integrated circuits , 1997 .

[17]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[18]  David A. Weston,et al.  Electromagnetic Compatibility: Principles and Applications , 1991 .

[19]  Tsai-Fu Wu,et al.  A systematic and unified approach to modeling PWM DC/DC converters based on the graft scheme , 1996, Proceedings of the 1996 IEEE IECON. 22nd International Conference on Industrial Electronics, Control, and Instrumentation.

[20]  Yuming Zhou,et al.  Optimal Design Based on Dynamic Characteristics and Experimental Implementation of Submersible Electromagnetic Actuators , 2013 .

[21]  M. Kazimierczuk Transfer function of current modulator in PWM converters with current-mode control , 2000 .

[22]  Behrooz Zahiri Structured ASICs: opportunities and challenges , 2003, Proceedings 21st International Conference on Computer Design.

[23]  Franco Fiori Susceptibility of Smart Power ICs to Radio Frequency Interference , 2014, IEEE Transactions on Power Electronics.

[24]  P. Horsky,et al.  EMC robust analog output driver for automotive applications , 2012, International Symposium on Electromagnetic Compatibility - EMC EUROPE.

[25]  Chien-Hung Tsai,et al.  A Digitally Controlled Switching Regulator With Reduced Conductive EMI Spectra , 2013, IEEE Transactions on Industrial Electronics.

[26]  Liter Siek,et al.  Adaptive Gate Switching Control for Discontinuous Conduction Mode DC–DC Converter , 2014, IEEE Transactions on Power Electronics.

[27]  Bantval J. Baliga,et al.  An overview of smart power technology , 1991 .

[28]  Amit Patra,et al.  Discontinuous Map Analysis of a DC-DC Converter Governed by Pulse Skipping Modulation , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  Philippe Duchene Architecture and design methodologies of CMOS and BICMOS semi-custom arrays , 1991 .

[30]  Guy Lemieux,et al.  Performance and Cost Tradeoffs in Metal-Programmable Structured ASICs (MPSAs) , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Wang Wei,et al.  Design of a under voltage lock out circuit with bandgap structure , 2009, Proceedings of the 2009 12th International Symposium on Integrated Circuits.

[32]  B. Hoefflinger,et al.  The CMOS gate forest: an efficient and flexible high-performance ASIC design environment , 1988 .

[33]  Paul E. Hasler,et al.  Floating Gate-Based Field Programmable Mixed-Signal Array , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[34]  N. Kondrath,et al.  Comparison of Wide- and High-Frequency Duty-Ratio-to-Inductor-Current Transfer Functions of DC–DC PWM Buck Converter in CCM , 2012, IEEE Transactions on Industrial Electronics.

[35]  Yu Cao,et al.  Programmable ANalog Device Array (PANDA): A Methodology for Transistor-Level Analog Emulation , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[36]  Jian Li,et al.  Current-Mode Control: Modeling and its Digital Application , 2009 .

[37]  Yvon Savaria,et al.  Modeling R-2R Segmented-Ladder DACs , 2010, IEEE Trans. Circuits Syst. I Regul. Pap..

[38]  Peter Bartal,et al.  Game Theoretic Approach for Achieving Optimum Overall Efficiency in DC/DC Converters , 2014, IEEE Transactions on Industrial Electronics.

[39]  Chen Qi,et al.  Uniform Models of PWM DC–DC Converters for Discontinuous Conduction Mode Considering Parasitics , 2014, IEEE Transactions on Industrial Electronics.

[40]  Jordi Madrenas,et al.  A Translinear, Log-Domain FPAA on Standard CMOS Technology , 2012, IEEE Journal of Solid-State Circuits.

[41]  Joachim N. Burghartz,et al.  Compact, infinite input resistance, wide receiving range, high-to-low voltage receiver circuits based on novel one-DMOS-FET linear level-shifting , 2011, 2011 Semiconductor Conference Dresden.

[42]  J. N. Burghartz,et al.  Mixed-Signal and Smart-Power Capable Hybrid Structured ASIC for Cost-Aware Single-Chip Integration of Industrial Applications , 2012, 2012 7th International Conference on Integrated Power Electronics Systems (CIPS).