SPA - a synthesisable Amulet core for smartcard applications
暂无分享,去创建一个
Jim D. Garside | Luis A. Plana | William John Bainbridge | Steve Temple | Andrew Bardsley | P. A. Riocreux
[1] Aristides Efthymiou,et al. Power Management in the Amulet Microprocessors , 2001, IEEE Des. Test Comput..
[2] Andrew Bardsley. Implementing Balsa Handshake Circuits , 2000 .
[3] Steve Furber. ARM System-on-Chip Architecture , 2000 .
[4] Jim D. Garside,et al. AMULET1: A Asynchronous ARM Microprocessor , 1997, IEEE Trans. Computers.
[5] Doug A. Edwards,et al. Synthesising an asynchronous DMA controller with Balsa , 2000, J. Syst. Archit..
[6] William John Bainbridge,et al. Delay insensitive system-on-chip interconnect using 1-of-4 data encoding , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.
[7] David Seal,et al. ARM Architecture Reference Manual , 2001 .
[8] Jens Sparsø,et al. Delay-insensitive multi-ring structures , 1993, Integr..
[9] Jim D. Garside,et al. AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[10] Kees van Berkel,et al. Handshake Circuits: An Asynchronous Architecture for VLSI Programming , 1993 .
[11] Siamak Mohammadi,et al. AMULET3i-an asynchronous system-on-chip , 2000, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586).
[12] S.B. Furber,et al. AMULET3 revealed , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[13] Ad M. G. Peeters,et al. An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.
[14] Dr John Bainbridge. Asynchronous System-on-Chip Interconnect , 2002, Distinguished Dissertations.
[15] Jim D. Garside,et al. AMULET3: a 100 MIPS asynchronous embedded processor , 2000, Proceedings 2000 International Conference on Computer Design.