Energy Comparison of Different NOC Routers
暂无分享,去创建一个
[1] Z. Navabi,et al. Evaluation of pseudo adaptive XY routing using an object oriented model for NOC , 2005, 2005 International Conference on Microelectronics.
[2] Stephen W. Keckler,et al. Segment gating for static energy reduction in networks-on-chip , 2009, 2009 2nd International Workshop on Network on Chip Architectures.
[3] Li Shang,et al. Dynamic voltage scaling with links for power optimization of interconnection networks , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..
[4] George Varghese,et al. Low-swing on-chip signaling techniques: effectiveness and robustness , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[5] Sudhakar Yalamanchili,et al. Power constrained design of multiprocessor interconnection networks , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.
[6] Lionel M. Ni,et al. The turn model for adaptive routing , 1992, ISCA '92.
[7] Radu Marculescu,et al. DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..
[8] W.J. Dally,et al. Low-power area-efficient high-speed I/O circuit techniques , 2000, IEEE Journal of Solid-State Circuits.
[9] Hiroshi Nakamura,et al. Run-Time Power-Gating Techniques for Low-Power On-Chip Networks , 2011, Low Power Networks-on-Chip.