An LDE-Aware gm/ID-Based Hybrid Sizing Method for Analog Integrated Circuits