ESD protection considerations in advanced high-voltage technologies for automotive

This paper discusses challenges and solutions of automotive ESD protection design in a reliability driven industry. Various ESD/EMI specifications are compared, which impact the development of automotive technologies and ESD design concepts. Typical high-voltage compatible ESD device types for automotive applications are reviewed and compared including diodes, bipolars, thyristors, and BIGFETs. Fabrication and operation stability are discussed. The main device design issues of ESD bipolar integration are summarized. A product example demonstrates the particular challenge of protecting analog high voltage circuits.

[1]  Bart Keppens,et al.  ESD protection solutions for high voltage technologies , 2004 .

[2]  M. Stecher,et al.  Wide range control of the sustaining voltage of ESD protection elements realized in a smart power technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[3]  Wolfgang Fichtner,et al.  Analysis of lateral DMOS power devices under ESD stress conditions , 2000 .

[4]  Steven Thijs,et al.  Advanced SCR ESD protection circuits for CMOS/SOI nanotechnologies , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[5]  G. Groos,et al.  Coupled bipolar transistors as very robust ESD protection devices for automotive applications , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[6]  Koen G. Verhaege,et al.  High Holding Current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.

[7]  P. Renaud,et al.  Area-efficient, reduced and no-snapback PNP-based ESD protection in advanced Smart Power technology , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.

[8]  W. Fichtner,et al.  Characterization and optimization of a bipolar ESD-device by measurements and simulations , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[9]  V.A. Vashchenko,et al.  ESD protection window targeting using LDMOS-SCR devices with PWELL-NWELL super-junction , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[10]  M. Tack,et al.  Design and characterization of a novel high voltage power supply ESD protection , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[11]  Taylor R. Efland,et al.  SCR-LDMOS. A novel LDMOS device with ESD robustness , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[12]  M. Stockinger,et al.  Boosted and distributed rail clamp networks for ESD protection in advanced CMOS technologies , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.

[13]  C. Duvvury,et al.  Lateral DMOS design for ESD robustness , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[14]  V. Dubec,et al.  Hot spot dynamics in quasivertical DMOS under ESD stress , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[15]  P. Moens,et al.  Design and characterization of a high voltage SCR with high trigger current. , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.