Performance and power consumption analysis of memory efficient 3D network-on-chip architecture

With the rapid development of the technology of 3D IC and Network-on-Chip (NoC) technology, 3D NoC emerged and drew more and more attention of researchers in recent years. But the issues of memory organization and power consumption have become two great challenges in the design of 3D NoC. This paper proposed three kinds of memory efficient 3D NoC architecture called core, corner and windows in order to achieve better performance and lower power consumption for the system. A simulation platform of 3D NoC is built with a systematical modeling language -SystemC to evaluate the performance. The experiment result shows that when compared with other two traditional 3D NoC memory architecture perlayer and mixed, two 3D NoC architectures we proposed can gain better performance and lower power consumption respectively.

[1]  Abdul Quaiyum Ansari,et al.  Quadrant-based XYZ dimension order routing algorithm for 3-D Asymmetric Torus Routing Chip (ATRC) , 2011, 2011 International Conference on Emerging Trends in Networks and Computer Communications (ETNCC).

[2]  Dinesh Pamunuwa.  Memory Technology for Extended Large-Scale Integration in Future Electronics Applications , 2008, 2008 Design, Automation and Test in Europe.

[3]  Hannu Tenhunen,et al.  A study of Through Silicon Via impact to 3D Network-on-Chip design , 2010, 2010 International Conference on Electronics and Information Engineering.

[4]  Yi Xu,et al.  A power-aware adaptive routing scheme for network on a chip , 2007, 2007 7th International Conference on ASIC.

[5]  Huaxi Gu,et al.  Quality of service routing algorithm in the torusbased network on chip , 2009, 2009 IEEE 8th International Conference on ASIC.

[6]  Dominique Houzet,et al.  3D multiprocessor with 3D NoC architecture based on Tezzaron technology , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.

[7]  Hannu Tenhunen,et al.  Generic Monitoring and Management Infrastructure for 3D NoC-Bus Hybrid Architectures , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[8]  Li Li.  Ant Colony Chaos Genetic Algorithm for Mapping Task Graphs to a Network on Chip , 2011 .

[9]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[10]  Hannu Tenhunen,et al.  3-D memory organization and performance analysis for multi-processor network-on-chip architecture , 2009, 2009 IEEE International Conference on 3D System Integration.

[11]  Martin Gag,et al.  Simulation of thermal behavior for Networks-on-Chip , 2010, NORCHIP 2010.