Daisy Chain Transmitter for Power Reduction in Inductive-Coupling CMOS Link

A daisy chain of current-driven transmitters in inductive-coupling complementary metal oxide semiconductor (CMOS) links is presented. Transmitter power can be reduced since current is reused by multiple transmitters. Eight transceivers are arranged with a pitch of 20μm in 0.18 μm CMOS. Transmitter power is reduced by 35% without sacrificing either the data rate (1 Gb/s/ch) or BER (< 10 -12 ) by using a 4-transmitter daisy chain. A coding technique for efficient use of daisy chain transmitters is also proposed. With the proposed coding technique, additional power reduction can be achieved.

[1]  K. Takahashi,et al.  Through Silicon Via and 3-D Wafer/Chip Stacking Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[2]  T. Sakurai,et al.  A 1Tb/s 3W inductive-coupling transceiver for inter-chip clock and data link , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  T. Sakurai,et al.  Daisy Chain for Power Reduction in Inductive-Coupling CMOS Link , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[4]  N. Miura,et al.  A 1.2Gb/s/pin wireless superconnect based on inductive inter-chip signaling (IIS) , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).