FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs

This paper presents FAST-GP, a framework for functional verification of RTL designs, which is based on fault injection and parallel simulation on GP-GPUs. Given a fault model, the framework translates the RTL code into an injected C code targeting NVIDIA GPUs, thus allowing a very fast parallel automatic test pattern generation and fault simulation. The paper compares different configurations of the framework to better exploit the architectural characteristics of such GP-GPUs (such as thread synchronization, branch divergence, etc.) by considering the architectural characteristics of the RTL design under verification (i.e., complexity, size, number of injected faults, etc.). Experimental results have been conducted by applying the framework to different designs, in order to prove the methodology effectiveness.

[1]  Dongwoo Lee,et al.  A Novel Simulation Fault Injection Method for Dependability Analysis , 2009, IEEE Design & Test of Computers.

[2]  Irith Pomeranz,et al.  A Functional Coverage Metric for Estimating the Gate-Level Fault Coverage of Functional Tests , 2006, 2006 IEEE International Test Conference.

[3]  Valeria Bertacco,et al.  Event-driven gate-level simulation with GP-GPUs , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[4]  Sunil P. Khatri,et al.  Fault Table Computation on GPUs , 2010, J. Electron. Test..

[5]  Sandeep K. Shukla,et al.  SCGPSim: A fast SystemC simulator on GPUs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[6]  Alper Sen,et al.  Parallel Cycle Based Logic Simulation Using Graphics Processing Units , 2010, 2010 Ninth International Symposium on Parallel and Distributed Computing.

[7]  Michael S. Hsiao,et al.  A Framework for Automatic Design Validation of RTL Circuits Using ATPG and Observability-Enhanced Tag Coverage , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Franco Fummi,et al.  Accelerating RTL Fault Simulation through RTL-to-TLM Abstraction , 2011, 2011 Sixteenth IEEE European Test Symposium.

[9]  Hans-Joachim Wunderlich,et al.  Efficient fault simulation on many-core processors , 2010, Design Automation Conference.

[10]  Huawei Li,et al.  nGFSIM : A GPU-based fault simulator for 1-to-n detection and its applications , 2010, 2010 IEEE International Test Conference.

[11]  Valeria Bertacco,et al.  GCS: High-performance gate-level simulation with GPGPUs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[12]  Sunil P. Khatri,et al.  Towards acceleration of fault simulation using Graphics Processing Units , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[13]  Vishwani D. Agrawal,et al.  A test evaluation technique for VLSI circuits using register-transfer level fault modeling , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Wolfgang Ecker,et al.  Impact of Description Language, Abstraction Layer, and Value Representation on Simulation Performance , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[15]  Franco Fummi,et al.  Abstraction of RTL IPs into embedded software , 2010, Design Automation Conference.