PPNOCS: Performance and Power Network on Chip Simulator based on SystemC

As technology moves towards multi-core system-on-chips (SoCs), networks-on-chip (NoCs) are emerging as the scalable fabric for interconnecting the cores. Network-on-Chip architectures have a wide variety of parameters that can be adapted to the designer’s requirements. This paper proposes a performance and power network on chip simulator (PPNOCS) based on SystemC to explore the impact of various architectural level parameters of the on-chip interconnection network elements on its performance and power. PPNOCS supports an arbitrary size of mesh and torus topology, adopts five classic routing algorithms and seven synthetic traffic patterns. Developers also can develop and verify their own network design by modifying the corresponding modules. Experiments of using this simulator are carried out to study the power, latency and throughput of a 4x4 multi-core mesh network topology. Results show that PPNOCS provides a fast and convenient platform for researching and verification of

[1]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..

[2]  Thorsten Grotker,et al.  System Design with SystemC , 2002 .

[3]  Saurabh Dighe,et al.  An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[5]  Jari Nurmi,et al.  Arbitration and Routing Schemes for on-Chip Packet Networks , 2005 .

[6]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[8]  Simon W. Moore,et al.  Low-latency virtual-channel routers for on-chip networks , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[9]  Partha Pratim Pande,et al.  Design of a switch for network on chip applications , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  Seung Eun Lee,et al.  Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP) , 2007, 19th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'07).

[11]  Gul N. Khan,et al.  A modeling tool for simulating and design of on-chip network systems , 2010, Microprocess. Microsystems.

[12]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[13]  Sujit Dey,et al.  An Interconnect Architecture for Networking Systems on Chips , 2002, IEEE Micro.

[14]  Z. Navabi,et al.  Evaluation of pseudo adaptive XY routing using an object oriented model for NOC , 2005, 2005 International Conference on Microelectronics.

[15]  Rainer Leupers,et al.  A modular simulation framework for architectural exploration of on-chip interconnection networks , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[16]  Jörg Henkel,et al.  A design methodology for application-specific networks-on-chip , 2006, TECS.

[17]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, MICRO.

[18]  D. Gajski,et al.  Transaction Level Modeling in System Level Design , 2003 .

[19]  Xinan Zhou,et al.  Performance evaluation of network-on-chip interconnect architectures , 2009 .

[20]  Vilas N. Nitnaware,et al.  Area Efficient Design of Routing Node for Network-on-Chip , 2011 .

[21]  Jari Nurmi,et al.  VHDL-based simulation environment for Proteo NoC , 2002, Seventh IEEE International High-Level Design Validation and Test Workshop, 2002..

[22]  Jan Madsen,et al.  Network-on-chip modeling for system-level multiprocessor simulation , 2003, RTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003.

[23]  Sandro Penolazzi,et al.  A System-Level Framework for Energy and Performance Estimation in System-on-Chip Architectures , 2011 .

[24]  Francky Catthoor,et al.  Application - specific NoC platform design based on System Level Optimization , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).