A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation

As the number of IPs (processor, memory) integration on a chip increases, chip multicore processors (CMPs), and system-on-chips (SoCs) will require high performance and low power consumption interconnection infrastructure. Traditional electronic network-on-chip (NoC) faces several problems, such as limited bandwidth, crosstalk, impedance mismatch, and huge power dissipation. To alleviate these challenges, optical NoCs have emerged as an attractive solution. Optical interconnects take advantage of light, and the multiple wavelengths within a single optical link (waveguide) to achieve high communication bandwidth at low power consumption cost. Toward this work we aim to propose a cost-performance and power efficient NoC. First, we proposed a low latency path setup network for conventional hybrid electronic-photonic Torus NoC using predictive switching. By lowering the path setup latency, we could achieve a considerable performance improvement. Second, a new hybrid architecture formed of an optical ring and electrical crossbar (OREX) has been proposed. OREX reduces the path setup network to a single electrical crossbar. Its optical network uses a ring topology more adapted for photonic interconnects. Using a cycle accurate simulator, our results show that OREX further improves hybrid electronic-photonic NoCs performance. Finally, to reduce power consumption, we have proposed a fully optical ring architecture. The proposed architecture combines static and dynamic wavelength allocation in the same network to fully take advantage of the low power and high performance optical interconnects. A different wavelength-channel is statically allocated to each destination node for light weight communication. Contention of simultaneous communication requests from multiple source nodes to the destination is solved by a token based arbitration. For heavy load communication, a shared multiwavelength-channel is available by requesting it in execution time from source node to a special node that manages dynamic wavelength allocation. Our architecture takes advantage of both wavelength allocation mechanisms by selecting the adequate one, depending on iv communication message sizes (baseline) and network congestion information (contention based and smart selection). Preliminary hardware cost comparison with several photonic architecture shows that our architecture can be an attractive costperformance interconnection infrastructure for future SoCs and CMPs. We further discuss performance of the proposed fully optical ring NoC architecture based on simulation using a photonic network simulator. Results show that our architecture allows considerable reduction of the network energy consumption compared to conventional hybrid NoCs and show reasonable bandwidth and latency performance using probabilistic traffic patterns.

[1]  Tsutomu Yoshinaga,et al.  Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors , 2011, IEEE Transactions on Computers.

[2]  Qianfan Xu,et al.  12.5 Gbit/s carrier-injection-based silicon micro-ring silicon modulators. , 2007, Optics express.

[3]  Luca P. Carloni,et al.  Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors , 2008, IEEE Transactions on Computers.

[4]  Ian O'Connor,et al.  System level assessment of an optical NoC in an MPSoC platform , 2007 .

[5]  Rajeev J Ram,et al.  Localized substrate removal technique enabling strong-confinement microphotonics in bulk Si CMOS processes , 2008, 2008 Conference on Lasers and Electro-Optics and 2008 Conference on Quantum Electronics and Laser Science.

[6]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[7]  Luca P. Carloni,et al.  Photonic NoC for DMA Communications in Chip Multiprocessors , 2007 .

[8]  M.R. Reshotko,et al.  Waveguide coupled Ge-on-oxide photodetectors for integrated optical links , 2008, 2008 5th IEEE International Conference on Group IV Photonics.

[9]  Tsutomu Yoshinaga,et al.  An Efficient Path Setup for a Photonic Network-on-Chip , 2010, 2010 First International Conference on Networking and Computing.

[10]  Tymon Barwicz,et al.  Electronic-photonic integrated circuits in silicon-on-insulator platforms , 2011, 2011 XXXth URSI General Assembly and Scientific Symposium.

[11]  Hui Chen,et al.  On-Chip Optical Interconnect Roadmap: Challenges and Critical Directions , 2005, IEEE Journal of Selected Topics in Quantum Electronics.

[12]  Yu Zhang,et al.  Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.

[13]  Luca P. Carloni,et al.  On the Design of a Photonic Network-on-Chip , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[14]  Avinash Karanth Kodi,et al.  Exploring the Design of 64- and 256-Core Power Efficient Nanophotonic Interconnect , 2010, IEEE Journal of Selected Topics in Quantum Electronics.

[15]  Luca P. Carloni,et al.  The Case for Low-Power Photonic Networks on Chip , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[16]  Shaahin Hessabi,et al.  Contention-free on-chip routing of optical packets , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[17]  Cheng Li,et al.  LumiNOC: A Power-Efficient, High-Performance, Photonic Network-on-Chip , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Luca P. Carloni,et al.  PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[19]  Alyssa B. Apsel,et al.  Leveraging Optical Technology in Future Bus-based Chip Multiprocessors , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[20]  Philippe Jacquet,et al.  A universal predictor based on pattern matching , 2002, IEEE Trans. Inf. Theory.

[21]  Jason T. S. Liao,et al.  Optical I/O technology for tera-scale computing , 2009, ISSCC 2009.

[22]  Shaahin Hessabi,et al.  All-Optical Wavelength-Routed Architecture for a Power-Efficient Network on Chip , 2014, IEEE Transactions on Computers.

[23]  Keren Bergman,et al.  Photonic network-on-chip architectures using multilayer deposited silicon materials for high-performance chip multiprocessors , 2011, JETC.

[24]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[25]  John Kim,et al.  FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[26]  Leonid Oliker,et al.  Silicon Nanophotonic Network-on-Chip Using TDM Arbitration , 2010, 2010 18th IEEE Symposium on High Performance Interconnects.

[27]  Y. Vlasov,et al.  Losses in single-mode silicon-on-insulator strip waveguides and bends. , 2004, Optics express.

[28]  Tsutomu Yoshinaga,et al.  [2010] OREX - An Optical Ring with Electrical Crossbar Hybrid Photonic Network-on-Chip , 2010, 2010 International Workshop on Innovative Architecture for Future Generation High Performance.

[29]  M. Lipson Guiding, modulating, and emitting light on Silicon-challenges and opportunities , 2005, Journal of Lightwave Technology.

[30]  Hideharu Amano,et al.  Prediction router: Yet another low latency on-chip router architecture , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[31]  Paul Davids,et al.  Challenges for on-chip optical interconnects , 2005, SPIE OPTO.