A BIST method for TSVs pre-bond test

In this paper we present a Built-In-Self-Test (BIST) method dedicated to pre-bond testing of TSVs in 3D stacked integrated circuits. The test method aims to detect full-open and pin-hole defects by measuring the discharge delay of TSVs' equivalent capacitance. The paper presents an original solution for monitoring the discharge delay of the TSV under test independently of the process variations. Simulation-based results shows that the method is robust w.r.t these variations. The proposed BIST circuitry is small enough to be inserted in the available area between the TSVs.

[1]  Vishwani D. Agrawal,et al.  Variable Input Delay CMOS Logic for Low Power Design , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Krishnendu Chakrabarty,et al.  Pre-bond probing of TSVs in 3D stacked ICs , 2011, 2011 IEEE International Test Conference.

[3]  Said Hamdioui,et al.  Yield Improvement and Test Cost Optimization for 3D Stacked ICs , 2011, 2011 Asian Test Symposium.

[4]  Ding-Ming Kwai,et al.  On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification , 2009, 2009 Asian Test Symposium.

[5]  Paul D. Franzon,et al.  Through Silicon Via(TSV) defect/pinhole self test circuit for 3D-IC , 2009, 2009 IEEE International Conference on 3D System Integration.

[6]  Giorgio Di Natale,et al.  A 3D IC BIST for pre-bond test of TSVs using ring oscillators , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[7]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.

[8]  Hsien-Hsin S. Lee,et al.  Test Challenges for 3D Integrated Circuits , 2009, IEEE Design & Test of Computers.

[9]  Krishnendu Chakrabarty,et al.  Non-invasive pre-bond TSV test using ring oscillators and multiple voltage levels , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[10]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.

[11]  Ding-Ming Kwai,et al.  On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding , 2010, 2010 28th VLSI Test Symposium (VTS).

[12]  X. Baillin,et al.  Through silicon vias technology for CMOS image sensors packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[13]  Fan Zhang,et al.  Comparing Through-Silicon-Via (TSV) Void/Pinhole Defect Self-Test Methods , 2012, J. Electron. Test..

[14]  Daniel Arumí,et al.  BIST architecture to detect defects in tsvs during pre-bond testing , 2013, 2013 18th IEEE European Test Symposium (ETS).