Highly Robust Double Node Upset Resilient Hardened Latch Design

[1]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[2]  Yiorgos Tsiatouhas,et al.  Double node charge sharing SEU tolerant latch design , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).

[3]  Fabrizio Lombardi,et al.  Design of a Nanometric CMOS Memory Cell for Hardening to a Single Event With a Multiple-Node Upset , 2014, IEEE Transactions on Device and Materials Reliability.

[4]  Yuanqing Li,et al.  Double Node Upsets Hardened Latch Circuits , 2015, J. Electron. Test..

[5]  Haigang Yang,et al.  A CMOS Triple Inter-Locked Latch for SEU Insensitivity Design , 2014, IEEE Transactions on Nuclear Science.

[6]  P. Roche,et al.  Heavy Ion Testing and 3-D Simulations of Multiple Cell Upset in 65 nm Standard SRAMs , 2008, IEEE Transactions on Nuclear Science.

[7]  H. Puchner,et al.  Investigation of multi-bit upsets in a 150 nm technology SRAM device , 2005, IEEE Transactions on Nuclear Science.

[8]  Ivan R. Linscott,et al.  LEAP: Layout Design through Error-Aware Transistor Positioning for soft-error resilient sequential cell design , 2010, 2010 IEEE International Reliability Physics Symposium.

[9]  R. Baumann.  Soft errors in advanced semiconductor devices-part I: the three radiation sources , 2001 .

[10]  P Reviriego,et al.  Improving Memory Reliability Against Soft Errors Using Block Parity , 2011, IEEE Transactions on Nuclear Science.

[11]  Nasser A. Kurd,et al.  A multigigahertz clocking scheme for the Pentium(R) 4 microprocessor , 2001, IEEE J. Solid State Circuits.

[12]  Yiorgos Tsiatouhas,et al.  Soft error interception latch: double node charge sharing SEU tolerant design , 2015 .

[13]  Hideo Ito,et al.  Single Event Induced Double Node Upset Tolerant Latch , 2010, 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems.