Implementation of precise interrupts in pipelined processors