Area-Efficient Digit Serial-Serial Two's Complement Multiplier

Although parallel multipliers are optimal for speed, they occupy considerable chip area. For applications with lengthy operands as cryptography, the required area grows further. On the other hand, ...

[1]  Amar Aggoun,et al.  Radix-2n serial-serial multipliers , 2004 .

[2]  Cheng-Wen Wu,et al.  Block multipliers unify bit-level cellular multiplications , 1989 .

[3]  Abdurazzag Sulaiman Almiladi.  A Novel Methodology for Designing Radix-2n Serial-Serial Multipliers , 2010 .

[4]  Vassil S. Dimitrov,et al.  Area-Efficient Multipliers Based on Multiple-Radix Representations , 2011, IEEE Transactions on Computers.

[5]  Ahmed Bouridane,et al.  New architectures for serial-serial multiplication , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Mokhtar Nibouche,et al.  On designing digit multipliers , 2002, 9th International Conference on Electronics, Circuits and Systems.

[7]  R. Gnanasekaran,et al.  On a Bit-Serial Input and Bit-Serial Output Multiplier , 1983, IEEE Transactions on Computers.

[8]  Paolo Ienne,et al.  Bit-Serial Multipliers and Squarers , 1994, IEEE Trans. Computers.