Advanced channel engineering achieving aggressive reduction of VT variation for ultra-low-power applications

We have achieved aggressive reduction of V<inf>T</inf> variation and V<inf>DD-min</inf> by a sophisticated planar bulk MOSFET named ‘Deeply Depleted Channel ™ (DDC)’. The DDC transistor has been successfully integrated into an existing 65nm CMOS platform by combining layered channel formation and low temperature processing. The 2x reduction of V<inf>T</inf> variation in 65nm-node has been demonstrated by matching SRAM pair transistors, 2x improvement in SRAM static noise margin (SNM) and 300 mV V<inf>DD-min</inf> reduction of 576Kb SRAM macros to 0.425 V using conventional 6T cell layout.

[1]  S. Kosonocky,et al.  A Sub-600mV, Fluctuation tolerant 65nm CMOS SRAM Array with Dynamic Cell Biasing , 2007, 2007 IEEE Symposium on VLSI Circuits.

[2]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[3]  C. Radens,et al.  A Sub-600-mV, Fluctuation Tolerant 65-nm CMOS SRAM Array With Dynamic Cell Biasing , 2008, IEEE Journal of Solid-State Circuits.

[4]  Chenming Hu,et al.  A 0 . 1m Delta-Doped MOSFET Fabricated with Post-Low-Energy Implanting Selective Epitaxy , 1998 .

[5]  A Hokazono,et al.  25-nm Gate Length nMOSFET With Steep Channel Profiles Utilizing Carbon-Doped Silicon Layers (A P-Type Dopant Confinement Layer) , 2011, IEEE Transactions on Electron Devices.

[6]  S. Saini,et al.  Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0 . 1m MOSFET ’ s with Epitaxial and-Doped Channels , 1999 .

[7]  M. Vinet,et al.  Impact of back bias on ultra-thin body and BOX (UTBB) devices , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[8]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[9]  Chenming Hu,et al.  A 0.1-/spl mu/m delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy , 1998 .

[10]  Kelin J. Kuhn,et al.  CMOS scaling for the 22nm node and beyond: Device physics and technology , 2011, Proceedings of 2011 International Symposium on VLSI Technology, Systems and Applications.

[11]  A. Asenov,et al.  Poly-Si-Gate-Related Variability in Decananometer MOSFETs With Conventional Architecture , 2007, IEEE Transactions on Electron Devices.

[12]  S. Saini,et al.  Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1-/spl mu/m MOSFET's with epitaxial and /spl delta/-doped channels , 1999 .