CORDIC-based window implementation to minimise area and pipeline depth
暂无分享,去创建一个
[1] Supriya Aggarwal,et al. Area-Time Efficient Scaling-Free CORDIC Using Generalized Micro-Rotation Selection , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Keshab K. Parhi,et al. Pipelined Parallel FFT Architectures via Folding Transformation , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Swapna Banerjee,et al. Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture , 2005, IEEE Transactions on Circuits and Systems for Video Technology.
[4] J. S. Walther,et al. A unified algorithm for elementary functions , 1971, AFIPS '71 (Spring).
[5] Shen-Fu Hsiao,et al. Para-CORDIC: parallel CORDIC rotation algorithm , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..
[6] Alvin M. Despain,et al. Fourier Transform Computers Using CORDIC Iterations , 1974, IEEE Transactions on Computers.
[7] Joseph R. Cavallaro,et al. Numerical Accuracy and Hardware Tradeoffs for CORDIC Arithmetic for Special-Purpose Processors , 1993, IEEE Trans. Computers.
[8] K. Sridharan,et al. 50 Years of CORDIC: Algorithms, Architectures, and Applications , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[9] T. Sansaloni,et al. Area-efficient FPGA-based FFT processor , 2003 .
[10] Kailash Chandra Ray,et al. CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis , 2006 .
[11] Javier Hormigo,et al. Enhanced Scaling-Free CORDIC , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.
[12] Jack E. Volder. The CORDIC Trigonometric Computing Technique , 1959, IRE Trans. Electron. Comput..