An Implementation of a WiMAX based Digital Down Converter

A Digital Down Converter is an important front end signal processing unit in any communication system. It converts intermediate frequency to baseband by scaling down the sampling frequency of the signal. In this paper, an area and power efficient architecture for the DDC has been described and is realized on a Spartan 3e FPGA. Keywords—DDC, NCO, CORDIC, Unfolded FIR architecture, Folded FIR architecture, FPGA.

[1]  journals Iosr,et al.  IF Waveform Generation and Digital Down Converter with RTIO Board , 2015 .

[2]  B. S. Ranjani,et al.  Optimized fingertip blob recognition for image processing based touch-screens , 2012, 2012 International Conference on Recent Advances in Computing and Software Systems.

[3]  P. P. Rane,et al.  Implementation of Digital down Converter in Communication System , 2012 .

[4]  S. R. Rupanagudi,et al.  Novel high speed vedic mathematics multiplier using compressors , 2013, 2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s).

[5]  Sudhir Rao Rupanagudi,et al.  A high speed algorithm for identifying hand gestures for an ATM input system for the blind , 2015, 2015 IEEE Bombay Section Symposium (IBSS).

[6]  K. S. Sushmitha,et al.  Implementation of Frequency Down Converter using Multiplier free filter on FPGA , 2012 .

[7]  Lars Wanhammar,et al.  A Digital Down Converter for a Wideband Radar Receiver , 2002 .

[8]  Kong Chao,et al.  Design and FPGA implementation of flexible and efficiency digital down converter , 2010, IEEE 10th INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS.

[9]  Lingyu Chen,et al.  Intermediate Frequency design of Broadband Wireless Adhoc Network system , 2009, 2009 3rd International Conference on Anti-counterfeiting, Security, and Identification in Communication.

[10]  Sudhir Rao Rupanagudi,et al.  A novel video processing based smart helmet for rear vehicle intimation & collision avoidance , 2015, 2015 International Conference on Computing and Network Communications (CoCoNet).

[11]  Sudhir Rao Rupanagudi,et al.  Design and Implementation of a Novel Eye Gaze Recognition System Based on Scleral Area for MND Patients Using Video Processing , 2014, ISI.

[12]  Sudhir Rao Rupanagudi,et al.  A low area & low power SOC design for the baseband demodulator of an indoor local positioning system , 2015, 2015 International Conference on Computing and Network Communications (CoCoNet).

[13]  Fei Wang,et al.  Digital Up and Down Converter in IEEE 802.16d , 2006, 2006 8th international Conference on Signal Processing.

[14]  Sudhir Rao Rupanagudi,et al.  Novel architecture for inverse mix columns for AES using ancient Vedic Mathematics on FPGA , 2013, 2013 International Conference on Advances in Computing, Communications and Informatics (ICACCI).

[15]  Sudhir Rao Rupanagudi,et al.  Design of a low power Digital Down Converter for 802.16m - 4G WiMAX on FPGA , 2014, 2014 International Conference on Advances in Computing, Communications and Informatics (ICACCI).

[16]  Manpreet Singh,et al.  Design and Implementation of Digital Down- Converter for Wimax System , 2013 .