Modeling and Analysis of PDN Impedance and Switching Noise in TSV-Based 3-D Integration
暂无分享,去创建一个
[1] Jian-Qiang Lu,et al. 3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems , 2009, Proceedings of the IEEE.
[2] S.L. Wright,et al. 3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias , 2006, IEEE Journal of Solid-State Circuits.
[3] Qing K. Zhu. Power Distribution Network Design For VLSI: Zhu/VLSI , 2005 .
[4] Zheng Xu,et al. Power delivery modeling for 3D systems with non-uniform TSV distribution , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.
[5] Zheng Xu,et al. Electromagnetic-Simulation Program With Integrated Circuit Emphasis Modeling, Analysis, and Design of 3-D Power Delivery , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[6] Gang Huang,et al. Compact Physical Models for Power Supply Noise and Chip/Package Co-Design of Gigascale Integration , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.
[7] Soha Hassoun,et al. Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Yongkee Kwon,et al. Analysis of power distribution network in TSV-based 3D-IC , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.
[9] Jian-Qiang Lu,et al. Compact Models of Voltage Drops in Power Delivery Network for TSV-Based Three-Dimensional Integration , 2013, IEEE Electron Device Letters.
[10] A. Jindal,et al. Wafer-Level Assembly of Heterogeneous Technologies , 2003 .
[11] Xiaoxiong Gu,et al. Modeling of switching noise and coupling in multiple chips of 3D TSV-based systems , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).
[12] Joungho Kim,et al. Modeling and Analysis of a Power Distribution Network in TSV-Based 3-D Memory IC Including P/G TSVs, On-Chip Decoupling Capacitors, and Silicon Substrate Effects , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[13] Xiaoxiong Gu,et al. Analysis of TSV geometric parameter impact on switching noise in 3D power distribution network , 2014, 25th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC 2014).
[14] Madhavan Swaminathan,et al. Characterization of alternate power distribution methods for 3D integration , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).
[15] Zheng Xu,et al. TSV density impact on 3D power delivery with high aspect ratio TSVs , 2013, ASMC 2013 SEMI Advanced Semiconductor Manufacturing Conference.
[16] Taigon Song,et al. PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[17] Muhannad S. Bakir,et al. Integrated Interconnect Technologies for 3D Nanoelectronic Systems , 2008 .
[18] Qing K. Zhu,et al. Power Distribution Network Design for VLSI , 2004 .
[19] Zheng Xu,et al. Parasitics extraction, wideband modeling and sensitivity analysis of through-strata-via (TSV) in 3D integration/packaging , 2011, 2011 IEEE/SEMI Advanced Semiconductor Manufacturing Conference.
[20] Sung Kyu Lim,et al. Power delivery system architecture for many-tier 3D systems , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).
[21] Zheng Xu,et al. Electromagnetic-SPICE modeling and analysis of 3D power network , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).