论文信息 - An H.264/AVC MP@L4.1 quarter-pel motion estimation processor VLSI for real-time MBAFF encoding

An H.264/AVC MP@L4.1 quarter-pel motion estimation processor VLSI for real-time MBAFF encoding

This paper describes an H.264/AVC MP@L4.1 quarter-pel motion estimation processor core for a low power video encoder. It supports macro block adaptive frame field (MBAFF) encoding and bi-directional prediction for a resolution of 1920 times 1080 pixels at 30 fps which havenpsilat been realized by conventional methods yet. The proposed processor consists of four modules for low power consumption: a module for an integer-pel motion estimation, a segmentation-free rectangle-access search window buffer, a module for quarter-pel motion estimation, and a module reducing candidate motion vectors. We propose an adaptive algorithm that reduces a workload and power in quarter-pel motion estimation. The algorithm and architecture for the candidate motion vectors reduction suppress a workload of the following process. The processor core has been designed in a 90 nm CMOS technology. The core size is 6.0 times 6.0 mm2. With this core, two reference frame can be handled, and 160.1 mW is consumed at 1.0 V.

[1] Yang Song,et al. System-in-silicon architecture and its application to H.264/AVC motion estimation for 1080HDTV , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[2] Thomas Wiegand,et al. Draft ITU-T recommendation and final draft international standard of joint video specification , 2003 .

[3] Masahiko Yoshimoto,et al. A Sub 100 mW H.264 MP@L4.1 Integer-Pel Motion Estimation Processor Core for MBAFF Encoding with Reconfigurable Ring-Connected Systolic Array and Segmentation-Free, Rectangle-Access Search-Window Buffer , 2008, IEICE Trans. Electron..

[4] Wai-Yip Chan,et al. Scalable high-throughput architecture for H.264/AVC variable block size motion estimation , 2006, 2006 IEEE International Symposium on Circuits and Systems.