Optimal task allocation on non-volatile memory based hybrid main memory

This paper targets task allocation problem on hybrid main memory composed of non-volatile memory (NVM) and DRAM. Compared to the conventional memory technology DRAM, the emerging NVM has excellent energy performance due to the ultra low leakage power. However, most types of NVMs come with the disadvantages of much shorter write endurance and longer write latency as opposed to DRAM. This paper explores task allocation problems on hybrid memory which consists of energy-efficient NVM and write-endurable DRAM. The objectives of the task allocation include minimizing the energy consumption, extending the lifetime and minimizing the size. The contributions of this work are twofold. First, we design Integer Linear Programming (ILP) formulations that can solve different objectives optimally. Then, we propose three effective polynomial time heuristic algorithms. All the ILP formulations and the proposed heuristics are executed to optimize multiple objectives offline. Experiments show that compared to the optimal solutions generated by the ILP formulations, the proposed heuristics can produce near-optimal results.

[1]  Jianhua Li,et al.  STT-RAM based energy-efficiency hybrid cache for CMPs , 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip.

[2]  Liang Shi,et al.  Cooperating Write Buffer Cache and Virtual Memory Management for Flash Memory Based Systems , 2011, 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium.

[3]  Yuan Xie,et al.  PCRAMsim: System-level performance, energy, and area modeling for Phase-Change RAM , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[4]  Tajana Simunic,et al.  PDRAM: A hybrid PRAM and DRAM main memory system , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[5]  Vijayalakshmi Srinivasan,et al.  Scalable high performance main memory system using phase-change memory technology , 2009, ISCA '09.

[6]  K. Gopalakrishnan,et al.  Phase change memory technology , 2010, 1001.1164.

[7]  Mikkel Thorup,et al.  OPT versus LOAD in dynamic storage allocation , 2003, STOC '03.

[8]  Yi He,et al.  Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation , 2010, Design Automation Conference.

[9]  Shih-Hung Chen,et al.  Phase-change random access memory: A scalable technology , 2008, IBM J. Res. Dev..

[10]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[11]  Minming Li,et al.  Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory , 2011, IEEE Transactions on Signal Processing.

[12]  Chun Jason Xue,et al.  Register allocation for write activity minimization on non-volatile main memory , 2011, ASP-DAC 2011.

[13]  Minming Li,et al.  Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory , 2013, IEEE Trans. Signal Process..

[14]  Luiz André Barroso,et al.  The Case for Energy-Proportional Computing , 2007, Computer.

[15]  Wei-Che Tseng,et al.  Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory , 2011, 2011 Design, Automation & Test in Europe.

[16]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..