Interconnect Design for Subthreshold Circuits

Designing ultralow-power (ULP) efficient very large scale integration digital circuits have received widespread attention due to the rapid growth of portable applications. Device operating in subthreshold region has a strong potential toward satisfying the ULP conditions of portable systems. This paper mainly investigated and compared the performance of single-wall carbon nanotube (SWCNT), Cu, and mixed CNT bundle interconnects for different interconnect lengths and biasing levels under subthreshold conditions. It proposes that individual SWCNT can be used for short and intermediate length interconnects at different bias points in the subthreshold region due to less critical interconnect resistance contrary to superthreshold region. Furthermore, performance analysis of global interconnect shows that in moderate subthreshold region, scaled Cu interconnect performs better than individual SWCNT and mixed CNT bundle, whereas in deep subthreshold region individual SWCNT is still better.

[1]  A. Rinzler,et al.  Electronic structure of atomically resolved carbon nanotubes , 1998, Nature.

[2]  Jie Gu,et al.  A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Dekker,et al.  High-field electrical transport in single-wall carbon nanotubes , 1999, Physical review letters.

[4]  K. Roy,et al.  A circuit model for carbon nanotube interconnects: comparative study with Cu interconnects for scaled technologies , 2004, ICCAD 2004.

[5]  S. Subash,et al.  A New Spatially Rearranged Bundle of Mixed Carbon Nanotubes as VLSI Interconnection , 2013, IEEE Transactions on Nanotechnology.

[6]  A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting , 2008, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[7]  Yusuf Leblebici,et al.  Design Trade-offs in Ultra-Low-Power Digital Nanoscale CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Wei Wang,et al.  Analyzing Conductance of Mixed Carbon-Nanotube Bundles for Interconnect Applications , 2007, IEEE Electron Device Letters.

[9]  Michael Fritze,et al.  Introduction to Special Issue on Circuit Technology for ULP , 2010, Proc. IEEE.

[10]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[11]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[12]  Kaushik Roy,et al.  Low-power design techniques for scaled technologies , 2006, Integr..

[13]  A M Baró,et al.  Nonlinear resistance versus length in single-walled carbon nanotubes. , 2002, Physical review letters.

[14]  Vladimir Stojanovic,et al.  Scaling and evaluation of carbon nanotube interconnects for VLSI applications , 2007, Nano-Net.

[15]  S. D. Pable,et al.  Ultra-low-power signaling challenges for subthreshold global interconnects , 2012, Integr..

[16]  A Naeemi,et al.  Ultralow-Power Single-Wall Carbon Nanotube Interconnects for Subthreshold Circuits , 2011, IEEE Transactions on Nanotechnology.

[17]  K. Banerjee,et al.  Circuit Modeling and Performance Analysis of Multi-Walled Carbon Nanotube Interconnects , 2008, IEEE Transactions on Electron Devices.

[18]  Kaushik Roy,et al.  Modeling of metallic carbon-nanotube interconnects for circuit simulations and a comparison with Cu interconnects for scaled technologies , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  K. Banerjee,et al.  On the Applicability of Single-Walled Carbon Nanotubes as VLSI Interconnects , 2009, IEEE Transactions on Nanotechnology.

[20]  Benton H. Calhoun,et al.  Flexible Circuits and Architectures for Ultralow Power , 2010, Proceedings of the IEEE.

[21]  P. McEuen,et al.  Single-walled carbon nanotube electronics , 2002 .

[22]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[23]  David Blaauw,et al.  Circuit and microarchitectural techniques for reducing cache leakage power , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  K. Banerjee,et al.  Current Status and Future Perspectives of Carbon Nanotube Interconnects , 2008, 2008 8th IEEE Conference on Nanotechnology.

[25]  Kaushik Roy,et al.  Digital Computation in Subthreshold Region for Ultralow-Power Operation: A Device–Circuit–Architecture Codesign Perspective , 2010, Proceedings of the IEEE.

[26]  S. D. Pable,et al.  High speed interconnect through device optimization for subthreshold FPGA , 2011, Microelectron. J..

[27]  Benton H. Calhoun,et al.  Flexible Circuits and Architectures for Ultralow Power A programmable gate array optimized for ultralow-power operation may provide hardware flexibility and allow rapid low-cost implementation of many new applications. , 2010 .

[28]  Jason Helge Anderson,et al.  Low-Power Programmable FPGA Routing Circuitry , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  J. Meindl,et al.  Design and Performance Modeling for Single-Walled Carbon Nanotubes as Local, Semiglobal, and Global Interconnects in Gigascale Integrated Systems , 2007, IEEE Transactions on Electron Devices.

[30]  Fei Li,et al.  Field Programmability of Supply Voltages for FPGA Power Reduction , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.