Efficient and Concurrent Reliable Realization of the Secure Cryptographic SHA-3 Algorithm

The secure hash algorithm (SHA)-3 has been selected in 2012 and will be used to provide security to any application which requires hashing, pseudo-random number generation, and integrity checking. This algorithm has been selected based on various benchmarks such as security, performance, and complexity. In this paper, in order to provide reliable architectures for this algorithm, an efficient concurrent error detection scheme for the selected SHA-3 algorithm, i.e., Keccak, is proposed. To the best of our knowledge, effective countermeasures for potential reliability issues in the hardware implementations of this algorithm have not been presented to date. In proposing the error detection approach, our aim is to have acceptable complexity and performance overheads while maintaining high error coverage. In this regard, we present a low-complexity recomputing with rotated operands-based scheme which is a step-forward toward reducing the hardware overhead of the proposed error detection approach. Moreover, we perform injection-based fault simulations and show that the error coverage of close to 100% is derived. Furthermore, we have designed the proposed scheme and through ASIC analysis, it is shown that acceptable complexity and performance overheads are reached. By utilizing the proposed high-performance concurrent error detection scheme, more reliable and robust hardware implementations for the newly-standardized SHA-3 are realized.

[1]  Reza Azarderakhsh,et al.  Efficient Fault Diagnosis Schemes for Reliable Lightweight Cryptographic ISO/IEC Standard CLEFIA Benchmarked on ASIC and FPGA , 2013, IEEE Transactions on Industrial Electronics.

[2]  Athar Mahboob,et al.  Efficient Hardware Implementations and Hardware Performance Evaluation of SHA-3 Finalists , 2012 .

[3]  Arash Reyhani-Masoleh,et al.  Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[4]  Arash Reyhani-Masoleh,et al.  A Low-Power High-Performance Concurrent Fault Detection Approach for the Composite Field S-Box and Inverse S-Box , 2011, IEEE Transactions on Computers.

[5]  Ramesh Karri,et al.  Recomputing with Permuted Operands: A Concurrent Error Detection Approach , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Arash Reyhani-Masoleh,et al.  Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard , 2010, IEEE Transactions on Computers.

[7]  Dimiter R. Avresky,et al.  Evaluation of Software-Implemented Fault-Tolerance (SIFT) Approach in Gracefully Degradable Multi-Computer Systems , 2006, IEEE Transactions on Reliability.

[8]  Arash Reyhani-Masoleh,et al.  Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption Standard , 2009, J. Electron. Test..

[9]  Takeshi Sugawara,et al.  High-Performance Concurrent Error Detection Scheme for AES Hardware , 2008, CHES.

[10]  Reouven Elbaz,et al.  Efficient fault tolerant SHA-2 hash functions for space applications , 2009, 2009 IEEE Aerospace conference.

[11]  Ramesh Karri,et al.  Concurrent error detection for involutional functions with applications in fault-tolerant cryptographic hardware design , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  E. E. Swartzlander,et al.  Concurrent error detection in ALUs by recomputing with rotated operands , 1992, Proceedings 1992 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[13]  Reza Azarderakhsh,et al.  Reliable Concurrent Error Detection Architectures for Extended Euclidean-Based Division Over ${\rm GF}(2^{m})$ , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  M. Anwar Hasan,et al.  Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures , 2009, IEEE Transactions on Computers.

[15]  Arash Reyhani-Masoleh,et al.  Reliable Hardware Architectures for the Third-Round SHA-3 Finalist Grostl Benchmarked on FPGA Platform , 2011, 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems.

[16]  Tarek R. Sheltami,et al.  EAACK—A Secure Intrusion-Detection System for MANETs , 2013, IEEE Transactions on Industrial Electronics.

[17]  Ramesh Karri,et al.  Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Takeshi Sugawara,et al.  Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 Candidates , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Tanja Lange,et al.  The new SHA-3 software shootout , 2012, IACR Cryptol. ePrint Arch..

[20]  Meng Zhang,et al.  Emerging Frontiers in Embedded Security , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.

[21]  Arash Reyhani-Masoleh,et al.  A Fault Detection Scheme for the FPGA Implementation of SHA-1 and SHA-512 Round Computations , 2011, J. Electron. Test..

[22]  M. Anwar Hasan,et al.  On Concurrent Detection of Errors in Polynomial Basis Multiplication , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Martin Feldhofer,et al.  Uniform Evaluation of Hardware Implementations of the Round-Two SHA-3 Candidates , 2010 .

[24]  Imtiaz Ahmad,et al.  Analysis and Detection Of Errors In Implementation Of SHA-512 Algorithms On FPGAs , 2007, Comput. J..

[25]  Xu Guo,et al.  Fair and Comprehensive Performance Evaluation of 14 Second Round SHA-3 ASIC Implementations , 2010 .

[26]  Kris Gaj,et al.  Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs , 2011, CHES.