A high performance CAVLC encoder design for MPEG-4 AVC/H.264 video coding applications

This paper presents a high performance VLSI architecture design for MPEG-4 AVC/H.264 CAVLC encoding. In the proposed design, we propose a forward-based parallel coding (FPC) technique to increase the data throughput rate. Moreover, two approaches called arithmetic table elimination (ATE) and fast look-up table matching (FLM) are exploited to reduce the hardware cost. With the synthesis constraint of 125 MHz clock, the hardware cost of the proposed design is 9724 gates based on a 0.18mum CMOS technology, which achieves the real-time processing requiremenwat for H.264 video encoding on HD1080 format video

[1]  J. Bennett,et al.  Advanced video coding , 2003 .

[2]  Iain E. G. Richardson,et al.  H.264 and MPEG-4 Video Compression: Video Coding for Next-Generation Multimedia , 2003 .

[3]  Yeong-Kang Lai,et al.  A simple and cost effective video encoder with memory-reducing CAVLC , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  Liang-Gee Chen,et al.  Dual-block-pipelined VLSI architecture of entropy coding for H.264/AVC baseline profile , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..