A Core Compact Model for Multiple-Gate Junctionless FETs

A core model for multiple-gate junctionless FETs (Mug-JL-FETs) is proposed. The derived charge model is obtained via assumptions of simple potential profile for different types of Mug-JL-FETs. It was found that the linear potential approach is not accurate enough for a double-gate (DG) JL-FET, whereas it was reasonably precise for a DG inversion-mode FET. This discrepancy arises from their different operating mechanisms. Thus, the parabolic potential assumption, which is intuitively close to an actual potential profile in the Mug-FETs, was applied. As a consequence, two different formulas of the charge model in terms of depletion charges, gate capacitance, and capacitance inside the channel were found: one for a tetragonal shape of a cross-sectional channel based on a Cartesian coordinate and the other for a circular shape of a cross-sectional channel based on a cylindrical coordinate. Moreover, the proposed approach was applied for a realistically shaped channel, which is close to elliptic geometry, with a circular profile at the top and bottom parts of the channel and a rectangular profile at the center part of the channel. By applying the decoupling method reported previously, a drain current model, which is extended from the above-mentioned charge model, was also obtained.

[1]  A. Gnudi,et al.  Theory of the Junctionless Nanowire FET , 2011, IEEE Transactions on Electron Devices.

[2]  J.J. Liou,et al.  A Review of Core Compact Models for Undoped Double-Gate SOI MOSFETs , 2007, IEEE Transactions on Electron Devices.

[3]  Oana Moldovan,et al.  A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part II: Total Charges and Intrinsic Capacitance Characteristics , 2014, IEEE Transactions on Electron Devices.

[4]  Mansun Chan,et al.  A Charge-Based Model for Long-Channel Cylindrical Surrounding-Gate MOSFETs From Intrinsic Channel to Heavily Doped Body , 2008, IEEE Transactions on Electron Devices.

[5]  Yuan Taur,et al.  Explicit Continuous Models for Double-Gate and Surrounding-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.

[6]  C. Lallement,et al.  Generalization of the Concept of Equivalent Thickness and Capacitance to Multigate MOSFETs Modeling , 2012, IEEE Transactions on Electron Devices.

[7]  Mohan Vamsi Dunga,et al.  Nanoscale CMOS modeling , 2008 .

[8]  Sung-Jin Choi,et al.  A Full-Range Drain Current Model for Double-Gate Junctionless Transistors , 2011, IEEE Transactions on Electron Devices.

[9]  Christophe Lallement,et al.  A Common Core Model for Junctionless Nanowires and Symmetric Double-Gate FETs , 2013, IEEE Transactions on Electron Devices.

[10]  Sung-Jin Choi,et al.  Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate , 2013, IEEE Transactions on Electron Devices.

[11]  Jean-Pierre Colinge,et al.  Simulations of gated Si nanowires and 3-nm junctionless transistors , 2010, 1003.4631.

[12]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[13]  Chi-Woo Lee,et al.  Low subthreshold slope in junctionless multigate transistors , 2010 .

[14]  C. Sah,et al.  Effects of diffusion current on characteristics of metal-oxide (insulator)-semiconductor transistors☆ , 1966 .

[15]  Jean-Pierre Colinge,et al.  Performance estimation of junctionless multigate transistors , 2010 .

[16]  J. Sallese,et al.  Charge-Based Modeling of Junctionless Double-Gate Field-Effect Transistors , 2011, IEEE Transactions on Electron Devices.

[17]  Michael Graef,et al.  Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs , 2014, IEEE Transactions on Electron Devices.

[18]  Sung-Jin Choi,et al.  A Nonpiecewise Model for Long-Channel Junctionless Cylindrical Nanowire FETs , 2012, IEEE Electron Device Letters.

[19]  Sungho Kim,et al.  A Universal Core Model for Multiple-Gate Field-Effect Transistors. Part I: Charge Model , 2013, IEEE Transactions on Electron Devices.

[20]  Juan Pablo Duarte Sepulveda Core compact models for multiple-gate field-effect-transistors = 다중 게이트 트랜지스터의 코어 모델링 , 2012 .

[21]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[22]  Young Min Kim,et al.  Threshold-Voltage Modeling of Body-Tied FinFETs (Bulk FinFETs) , 2007, IEEE Transactions on Electron Devices.

[23]  M. J. Deen,et al.  Electrical characteristics of 20-nm junctionless Si nanowire transistors , 2012 .

[24]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[25]  Jean-Pierre Colinge,et al.  Simulation of junctionless Si nanowire transistors with 3 nm gate length , 2010 .