论文信息 - CMOS low-power bandwidth-improved derivative superposition mixer using parasitic NPN BJTs

CMOS low-power bandwidth-improved derivative superposition mixer using parasitic NPN BJTs

A low-power bandwidth-improved derivative superposition (DS) mixer in a standard 90 nm CMOS technology is analysed in depth. The negative g m″ in saturated NMOS pseudo-differential transistor is compensated by the positive g m″ in the parasitic NPN bipolar junction transistor. Compared with the traditional DS mixer using the dual-NMOS method, the proposed DS mixer shows a wider bandwidth owing to the lower parasitic capacitance at the base. The maximum conversion gain of the DS mixer is 7.2 dB with the 1 dB frequency bandwidth from 0.5 to 6 GHz. Compared with the Gilbert-type mixer, the third-order input interception point (IIP3) is improved by about 7.5 dB. The DS mixer consumes a DC power of 3.8 mW under 1 V supply.

Keping Wang | Xuemei Lei

[1] Heng Zhang,et al. Linearization Techniques for CMOS Low Noise Amplifiers: A Tutorial , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2] Yi-Jen Chan,et al. A 0.5–7.5 GHz Ultra Low-Voltage Low-Power Mixer Using Bulk-Injection Method by 0.18- $\mu$m CMOS Technology , 2007, IEEE Microwave and Wireless Components Letters.

[3] Bonkee Kim,et al. A 13-dB IIP3 improved low-power CMOS RF programmable gain amplifier using differential circuit transconductance linearization for various terrestrial mobile D-TV applications , 2006 .

[4] Kaixue Ma,et al. A low voltage low power highly linear CMOS quadrature mixer using transconductance cancellation technique , 2012, 2012 IEEE/MTT-S International Microwave Symposium Digest.