Harmful voltage overshoots due to turn-on behaviour of ESD protections during fast transients
暂无分享,去创建一个
[1] Robert A. Ashton. Extraction of Time Dependent Data from Time Domain Reflection Transmission Line PuIse Measurements , 2005 .
[2] Philippe Roussel,et al. Transient voltage overshoot in TLP testing — Real or artifact? , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.
[3] Steven H. Voldman,et al. High-current transmission line pulse characterization of aluminum and copper interconnects for advanced CMOS semiconductor technologies , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).
[4] Shunhua Chang,et al. Implementation of diode and bipolar triggered SCRs for CDM robust ESD protection in 90nm CMOS ASICs , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.
[5] Benjamin Van Camp,et al. SCR based ESD protection in nanometer SOI technologies , 2005, 2005 Electrical Overstress/Electrostatic Discharge Symposium.
[6] K. Chatty,et al. Study of Design Factors Affecting Turn-on Time of Silicon Controlled Rectifiers (SCRS) in 90 and 65nm Bulk CMOS Technologies , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.
[7] T. Smedes,et al. Designing HV active clamps for HBM robustness , 2007, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).
[8] R.A. Ashton. Extraction of time dependent data from time domain reflection transmission line pulse measurements [ESD protection design] , 2005, Proceedings of the 2005 International Conference on Microelectronic Test Structures, 2005. ICMTS 2005..
[9] C.C. Russ,et al. GGSCRs: GGNMOS Triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processes , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.
[10] Jon Barth,et al. TLP calibration, correlation, standards, and new techniques , 2001 .
[11] T. Smedes,et al. The impact of substrate resistivity on ESD protection devices , 2002, 2002 Electrical Overstress/Electrostatic Discharge Symposium.
[12] Michael Graf,et al. Test circuits for fast and reliable assessment of CDM robustness of I/O stages , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.
[13] R. Gauthier,et al. Evaluation of SCR-Based ESD Protection Devices in 90nm and 65nm CMOS Technologies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.
[14] L.G. Henry,et al. Real HBM & MM – the dV/dt threat , 2003, 2003 Electrical Overstress/Electrostatic Discharge Symposium.
[15] M. Stockinger,et al. Characterization and modeling of three CMOS diode structures in the CDM to HBM timeframe , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.
[16] A. J. Mouthaan,et al. Rise-time effects in ggnMOSt under TLP stress , 2000, 2000 22nd International Conference on Microelectronics. Proceedings (Cat. No.00TH8400).
[17] T. Smedes,et al. Relations between system level ESD and (vf-)TLP , 2006, 2006 Electrical Overstress/Electrostatic Discharge Symposium.
[18] R. Gaertner,et al. From the ESD robustness of products to the system ESD robustness , 2004, 2004 Electrical Overstress/Electrostatic Discharge Symposium.