An approach to LSI implementation of a 2B1Q coded echo canceler for ISDN subscriber loop transmission

An approach to large scale integration (LSI) implementation of the 2B1Q echo canceler for an integrated services digital network (ISDN) basic access interface is described. A hybrid architecture, using both analog and digital processing, is adopted for LSI implementation with a moderate circuit scale. Techniques using baud-rate sampling, such as square root f automatic gain control (AGC) equalization by power detection, timing extraction by peak estimation and a two-stage echo canceler with divided tables, are introduced to the system. Performance characteristics are also confirmed by computer simulation and a prototype system.<<ETX>>

[1]  P. F. Adams,et al.  Considerations in the VLSI circuit implementation of 2B1Q transceivers , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[2]  Akihiko Takada,et al.  A Line Termination Circuit for Burst-Mode Digital Subscriber Loop Transmission , 1986, IEEE J. Sel. Areas Commun..

[3]  M. Copeland,et al.  A 13 bit ISDN-band oversampled ADC using two-stage third order noise shaping , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[4]  David G. Messerschmitt,et al.  Timing Recovery in Digital Subscriber Loops Using Baud-Rate Sampling , 1986, IEEE J. Sel. Areas Commun..

[5]  Hirohisa Gambe,et al.  A line terminating LSI using echo cancelling method for ISDN subscriber loop transition , 1988, IEEE J. Sel. Areas Commun..