A 65 nm single stage 28 fJ/cycle 0.12 to 1.2V level-shifter

A conventional level-shifter is modified to extend the operation range down to subthreshold regime. Leakage current is reduced by utilizing transistor stacking, channel stretching, and reverse body biasing. The design has a standard-cell compliant layout and is fully integrated in a conventional digital design flow. The level-shifter is manufactured in 65nm CMOS, and functionality is verified by measurements. The proposed design is capable of converting 0.12 to 1.2V in a single stage, and has a static power consumption of 640pW at a 0.12 to 1V conversion. The minimum energy/cycle of 28 fJ/cycle with a conversion speed of 72MHz was observed at 0.3 to 1V conversion.

[1]  David Blaauw,et al.  Energy-Efficient Subthreshold Processor Design , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Anantha Chandrakasan,et al.  Optimal supply and threshold scaling for subthreshold CMOS circuits , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[3]  David Blaauw,et al.  LC2: Limited contention level converter for robust wide-range voltage conversion , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[4]  Chi-Ying Tsui,et al.  A robust, input voltage adaptive and low energy consumption level converter for sub-threshold logic , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[5]  Ulrich Rückert,et al.  A 65 nm 32 b Subthreshold Processor With 9T Multi-Vt SRAM and Adaptive Supply Voltage Control , 2013, IEEE Journal of Solid-State Circuits.

[6]  Snorre Aunet,et al.  Low-power subthreshold to above threshold level shifter in 90 nm process , 2009, 2009 NORCHIP.

[7]  Nobutaka Kuroki,et al.  A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIs , 2012, IEEE Journal of Solid-State Circuits.