Interconnect coupling noise in CMOS VLSI circuits

AbstmctInterconnect between a CMOS driver and receiver can be modeled as a lossy transmission line in high speed CMOS VLSI circuits as transition times become comparable to or lass than the time of flight delay of the signal through the low resistivity interconnect. In this paper, closed form expressions for the coupling noise between adjacent interconnect are presented to estimate the coupling noise voltage on a quiet line. These expressions are based on an assumption that the interconnections are loosely coupled, where the effect of the coupling noise on the waveform of the active line is small and can be neglected. It is demonstrated that the output impedance of the CMOS driver should preferably be comparable to the interconnect impedance in order to reduce the propagation delay of the CMOS driver stage.

[1]  J. L. Prince,et al.  Crosstalk analysis for high-speed pulse propagation in lossy electrical interconnections , 1993 .

[2]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[3]  Yehea I. Ismail,et al.  Figures of merit to characterize the importance of on-chip inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[4]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[5]  E. Friedman,et al.  Figures of merit to characterize the importance of on-chip inductance , 1998, DAC.

[6]  Miquel Roca,et al.  Inductance in VLSI interconnection modelling , 1998 .

[7]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[8]  Robert H. Dennard,et al.  Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.

[9]  D. A. Priore Inductance on silicon for sub-micron CMOS VLSI , 1993, Symposium 1993 on VLSI Circuits.

[10]  Shyh-Chyi Wong,et al.  Interconnection capacitance models for VLSI circuits , 1998 .

[11]  Masakazu Shoji,et al.  Theory of CMOS Digital Circuits and Circuit Failures , 1992 .

[12]  T.K. Sarkar,et al.  Time-domain response of multiconductor transmission lines , 1987, Proceedings of the IEEE.

[13]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[14]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[15]  B. Cabon,et al.  SPICE simulation of lossy and coupled interconnection lines , 1994 .

[16]  G. A. Katopis,et al.  Coupled noise predictors for lossy interconnects , 1994 .

[17]  J. R. Brews,et al.  Crosstalk estimate for CMOS-terminated RLC interconnections , 1997 .

[18]  William J. Bowhill,et al.  Circuit Implementation of a 300-MHz 64-bit Second-generation CMOS Alpha CPU , 1995, Digit. Tech. J..