Design Methodology for BiCMOS Millimeter-Wave Integrated Circuits
暂无分享,去创建一个
[1] Didier Belot,et al. On the electrical properties of slotted metallic planes in CMOS processes for RF and millimeter-wave applications , 2012, Microelectron. J..
[2] David del Rio,et al. Layout-aware design methodology for a 75 GHz power amplifier in a 55 nm SiGe technology , 2016, Integr..
[3] Wilhelm Keusgen,et al. Layout design considerations for 60 GHZ SiGe power amplifiers , 2008, MIKON 2008 - 17th International Conference on Microwaves, Radar and Wireless Communications.
[4] Ming-Dou Ker,et al. Metal-layer capacitors in the 65 nm CMOS process and the application for low-leakage power-rail ESD clamp circuit , 2014, Microelectron. Reliab..
[5] P. Chevalier,et al. A 55 nm triple gate oxide 9 metal layers SiGe BiCMOS technology featuring 320 GHz fT / 370 GHz fMAX HBT and high-Q millimeter-wave passives , 2014, 2014 IEEE International Electron Devices Meeting.
[6] Hans-Martin Rein,et al. Influence of impact-ionization-induced instabilities on the maximum usable output voltage of Si-bipolar transistors , 2001 .
[7] Jean-Baptiste Begueret,et al. Shielding structures for millimeter-wave integrated transformers , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).