LTX is a minicomputer-based design system for large-scale integrated circuit chip layout which offers a flexible set of interactive and automatic procedures for translating a circuit connectivity description into a finished mask design. The system encompasses algorithms for two-dimensional placement, string placement, exploitation of equivalent terminals, decomposition of routing into channels, and channel routing. Circuit connectivity is preserved during interactive procedures. LTX runs on an H-P 2100 series computer with 32K of memory and disc. In current applications to polycell-style layouts, one to two weeks is typically required for completion of the layout design of an LSI chip containing 500 cells.
[1]
G. Persky,et al.
GRAFOS - A symbolic routing language
,
1973,
DAC '73.
[2]
G. W. Smith,et al.
Lamp: System description
,
1974
.
[3]
Paul Kozak,et al.
Operational features of an MOS timing simulator
,
1975,
DAC '75.
[4]
Roland L. Mattison.
A high quality, low cost router for MOS/LSI
,
1972,
DAC '72.
[5]
Ernst G. Ulrich,et al.
Clustering and linear placement
,
1972,
DAC '72.
[6]
G. Persky.
PRO - an automatic string placement program for polycell layout
,
1976,
DAC '76.
[7]
David N. Deutsch.
A “DOGLEG” channel router
,
1976,
DAC 1976.