Analytical Surface Potential-Based Compact Model for Independent Dual Gate a-IGZO TFT

A surface potential-based compact model for independent dual gate (IDG) amorphous In-Ga-Zn-O thin-film transistors (IDG a-IGZO TFTs) is proposed here. The transport theories of percolation conduction, trap-limited conduction (TLC), and variable range hopping (VRH) in extended and localized states are first considered simultaneously via Schroder method, obtaining a physical description of the transport mechanism under different conditions of temperature and gate voltage. Moreover, a single formulation of front and back surface potentials which is valid and extremely accurate in all operation regimes is developed. Based on the transport theories and surface potentials, the complete compact model is developed and verified using both numerical simulation and experiment with an excellent agreement, and the threshold compensation effect is also included. Finally, the compact model is coded in Verilog-A, and implemented in a vendor CAD environment, which suggested that the proposed model can be successfully applied to circuit design.

[1]  A. Nenashev,et al.  Percolation description of charge transport in amorphous oxide semiconductors , 2019, Physical Review B.

[2]  O. Rozeau,et al.  Leti-UTSOI2.1: A Compact Model for UTBB-FDSOI Technologies—Part I: Interface Potentials Analytical Model , 2015, IEEE Transactions on Electron Devices.

[3]  Jin Jang,et al.  Analytical surface-potential compact model for amorphous-IGZO thin-film transistors , 2015 .

[4]  Mallory Mativenga,et al.  High-Speed Pseudo-CMOS Circuits Using Bulk Accumulation a-IGZO TFTs , 2015, IEEE Electron Device Letters.

[5]  Zhigang Li,et al.  A new surface potential-based compact model for a-IGZO TFTs in RFID applications , 2014, 2014 IEEE International Electron Devices Meeting.

[6]  David Beljonne,et al.  Approaching disorder-free transport in high-mobility conjugated polymers , 2014, Nature.

[7]  Mallory Mativenga,et al.  High-Speed Dual-Gate a-IGZO TFT-Based Circuits With Top-Gate Offset Structure , 2014, IEEE Electron Device Letters.

[8]  Ming Liu,et al.  Field Effect Mobility Model in Oxide Semiconductor Thin Film Transistors With Arbitrary Energy Distribution of Traps , 2014, IEEE Electron Device Letters.

[9]  S. Jeon,et al.  Modeling Sub-Threshold Current–Voltage Characteristics in Thin Film Transistors , 2013, Journal of Display Technology.

[10]  Ya-Hsiang Tai,et al.  Three-Transistor AMOLED Pixel Circuit With Threshold Voltage Compensation Function Using Dual-Gate IGZO TFT , 2012, IEEE Electron Device Letters.

[11]  Adelmo Ortiz-Conde,et al.  Generic complex-variable potential equation for the undoped asymmetric independent double-gate MOSFET , 2011 .

[12]  N. Mohankumar,et al.  A surface potential based drain current model for asymmetric double gate MOSFETs , 2011 .

[13]  U-In Chung,et al.  Subgap Density-of-States-Based Amorphous Oxide Thin Film Transistor Simulator (DeAOTS) , 2010, IEEE Transactions on Electron Devices.

[14]  T. Kamiya,et al.  Origin of definite Hall voltage and positive slope in mobility-donor density relation in disordered oxide semiconductors , 2010 .

[15]  Thierry Poiroux,et al.  Continuous model for independent double gate MOSFET , 2009 .

[16]  Yeon-Gon Mo,et al.  High mobility bottom gate InGaZnO thin film transistors with SiOx etch stopper , 2007 .

[17]  F.J. Garcia Sanchez,et al.  Drain Current and Transconductance Model for the Undoped Body Asymmetric Double-Gate MOSFET , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[18]  Xing Zhou,et al.  Unified MOSFET compact I-V model formulation through physics-based effective transformation , 2001 .

[19]  M. Mativenga,et al.  Reduction of Negative Bias and Light Instability of a-IGZO TFTs by Dual-Gate Driving , 2014, IEEE Electron Device Letters.

[20]  Kinam Kim,et al.  Temperature dependent electron transport in amorphous oxide semiconductor thin film transistors , 2011, 2011 International Electron Devices Meeting.