Value locality and load value prediction
暂无分享,去创建一个
[1] Scott A. Mahlke,et al. Data access microarchitectures for superscalar processors with compiler-assisted data prefetching , 1991, MICRO 24.
[2] Jean-Loup Baer,et al. A performance study of software and hardware data prefetching schemes , 1994, ISCA '94.
[3] Thomas Thomas,et al. The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.
[4] Trung A. Diep,et al. VMW: A Visualization-Based Microarchitecture Workbench , 1995, Computer.
[5] Alfred V. Aho,et al. Compilers: Principles, Techniques, and Tools , 1986, Addison-Wesley series in computer science / World student series edition.
[6] Gary S. Tyson,et al. A modified approach to data cache management , 1995, MICRO 1995.
[7] Apostolos Dollas,et al. Predicting and precluding problems with memory latency , 1994, IEEE Micro.
[8] Samuel P. Harbison. An architectural alternative to optimizing compilers , 1982, ASPLOS I.
[9] Yale N. Patt,et al. A two-level approach to making class predictions , 2003, 36th Annual Hawaii International Conference on System Sciences, 2003. Proceedings of the.
[10] K. Kavi. Cache Memories Cache Memories in Uniprocessors. Reading versus Writing. Improving Performance , 2022 .
[11] S. Richardson. Caching Function Results: Faster Arithmetic by Avoiding Unnecessary Computation , 1992 .
[12] Samuel Pollock Harbison. A computer architecture for the dynamic optimization of high-level language programs , 1980 .
[13] Miroslaw Malek,et al. Proceedings of the 9th annual symposium on Computer Architecture , 1982, ISCA 1982.
[14] Alan Jay Smith,et al. Cache Memories , 1982, CSUR.
[15] Ifip,et al. Proceedings of the Symposium on Partial Evaluation and Semantics-Based Program Manipulation, PEPM'91, Yale University, New Haven, Connecticut, USA, June 17-19, 1991 , 1991, PEPM.
[16] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[17] P. Bannon,et al. Internal architecture of Alpha 21164 microprocessor , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.
[18] Chau-Wen Tseng,et al. Compiler optimizations for improving data locality , 1994, ASPLOS VI.
[19] David W. Wall,et al. Link-time optimization of address calculation on a 64-bit architecture , 1994, PLDI '94.
[20] TsengChau-Wen,et al. Compiler optimizations for improving data locality , 1994 .
[21] Anoop Gupta,et al. Design and evaluation of a compiler algorithm for prefetching , 1992, ASPLOS V.
[22] Ken Kennedy,et al. Software prefetching , 1991, ASPLOS IV.
[23] James E. Smith,et al. A study of branch prediction strategies , 1981, ISCA '98.
[24] Norman P. Jouppi,et al. Architectural And Organizational Tradeoffs In The Design Of The Multititan CPU , 1989, The 16th Annual International Symposium on Computer Architecture.
[25] Trung A. Diep,et al. Performance evaluation of the PowerPC 620 microarchitecture , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[26] Norman P. Jouppi,et al. Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre , 1990, ISCA 1990.
[27] Duncan H. Lawrie,et al. On the Performance Enhancement of Paging Systems Through Program Analysis and Transformations , 1981, IEEE Transactions on Computers.