Introducing a Novel Smart Design Framework for a Reconfigurable Multi-Processor Systems-on-Chip (MPSoC) Architecture
暂无分享,去创建一个
In this work, a smart designing framework for a Systems- on-Chip has been proposed. We examined a reconfigurable MPSoC architecture which incorporates one Processor-FPGA core to ensure flexibility and better design parameters. The objective of this work is to propose and develop a smart framework which initiates this philosophy: the system would build a better system by itself. The system would learn about usage statistics by using an android application. Then the system would form a decision function and classify the user with the help of support vector machine-based machine learning algorithm. According to user's preference, it would re-design the reconfigurable MPSoC to ensure customized and superior user experience. The machine learning algorithm runs on cloud for saving computing power and resources. An image processing task has been performed as a case-study on a FPGA-SoC platform and on GPU as a proof of concept to ensure current standards. As of our knowledge, this is a novel and competent approach of designing system for hand-held devices which enables customization of the device after the manufacturer's end.
[1] Roberto Guerrieri,et al. Design and implementation of a reconfigurable heterogeneous multiprocessor SoC , 2006, IEEE Custom Integrated Circuits Conference 2006.
[2] Ying Wang,et al. Enabling Reconfigurable SoC in Multimedia Processing , 2007, 7th IEEE International Conference on Computer and Information Technology (CIT 2007).