Active shields: a new approach to shielding global wires
暂无分享,去创建一个
[1] Charles J. Alpert,et al. Buffer insertion for noise and delay optimization , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[2] Malgorzata Marek-Sadowska,et al. Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Andrew B. Kahng,et al. On switch factor based analysis of coupled RC interconnects , 2000, Proceedings 37th Design Automation Conference.
[4] L.P.P.P. van Ginneken,et al. Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990 .
[5] Jacob K. White,et al. Layout techniques for minimizing on-chip interconnect self-inductance , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).
[6] P.K. Green. A GHz IA-32 architecture microprocessor implemented on 0.18 /spl mu/m technology with aluminum interconnect , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).