Implementation of High Speed SAR ADC with Proposed Efficient DAC Architecture

[1]  E.K.F. Lee,et al.  A 1-V, 8-bit successive approximation ADC in standard CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[2]  Vega-de la Cruz,et al.  A switched opamp comparator to improve the conversion rate of low-power low-voltage successive approximation adcs , 2005 .

[3]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[4]  Yi-Ting Huang,et al.  A 6-bit 220-MS/s time-interleaving SAR ADC in 0.18-µm digital CMOS process , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[5]  Jens Sauerbrey,et al.  A 0.5-V 1-μW successive approximation ADC , 2003, IEEE J. Solid State Circuits.

[6]  Bram Nauta,et al.  A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[7]  Karim Abdelhalim,et al.  A Nanowatt Successive Approximation ADC with Offset Correction for Implantable Sensor Applications , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[8]  Yusuf Leblebici,et al.  A 3.1mW 8b 1.2GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32nm digital SOI CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  P. Daponte,et al.  IEEE 1057 standard for digitizing waveform recorders , 2008 .

[10]  Hao-Chiao Hong,et al.  A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC , 2007, IEEE Journal of Solid-State Circuits.

[11]  Walt Kester.  Which ADC Architecture Is Right for Your Application , 2005 .