Application of a multi-processor SoC platform to high-speed packet forwarding

In this paper, we explore the requirements of emerging complex SoC's and describe StepNP, an experimental flexible, multi-processor SoC platform targeted towards communications and networking applications. We present the results of mapping an internet protocol (IPv4) packet forwarding application, running at 2.5 Gb/s and 10 Gb/s. We demonstrate how the use of high-speed hardware-assisted messaging and dynamic task allocation in the StepNP platform allows us to achieve very high processor utilization rates (up to 97%) in spite of the presence of high network-on-chip and memory access latencies. The inter-processor communication overhead is kept very low, representing only 9% of instructions.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  Addressing the system-on-a-chip interconnect woes through communication-based design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[2]  Pierre G. Paulin,et al.  System-on-chip beyond the nanometer wall , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[3]  Pierre G. Paulin,et al.  StepNP: A System-Level Exploration Platform for Network Processors , 2002, IEEE Des. Test Comput..

[4]  Damien Lyonnard,et al.  A Multiprocessor SoC Platform and Tools for Communications Applications , 2005, Embedded Systems Handbook.

[5]  Jochen A. G. Jess,et al.  PROPHID: a heterogeneous multi-processor architecture for multimedia , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[6]  Marco Pasotti,et al.  A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory , 2003, DAC.

[7]  Luigi Carro,et al.  System synthesis for multiprocessor embedded applications , 2000, DATE '00.

[8]  Santanu Dutta,et al.  Viper: A Multiprocessor SOC for Advanced Set-Top Box and Digital TV Systems , 2001, IEEE Des. Test Comput..

[9]  Alain Greiner,et al.  SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Eddie Kohler,et al.  The Click modular router , 1999, SOSP.

[11]  K. Keutzer,et al.  System-level design: orthogonalization of concerns andplatform-based design , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Om Prakash Gangwal,et al.  A Heterogeneous Multiprocessor Architecture for Flexible Media Processing , 2002, IEEE Des. Test Comput..

[13]  Pierre G. Paulin.  DATE panel chips of the future: soft, crunchy or hard? , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[14]  M. Pasotti,et al.  A 1 GOPS reconfigurable signal processing IC with embedded FPGA and 3-port 1.2 GB/s flash memory subsystem , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[15]  Jörg Henkel,et al.  Closing the SoC Design Gap , 2003, Computer.

[16]  Axel Jantsch,et al.  Networks on chip , 2003 .

[17]  Guy Bois,et al.  A system level exploration platform and methodology for network applications based on configurable processors , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[18]  Naresh Soni,et al.  NPSE: a high performance network packet search engine , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[19]  Hoi-Jun Yoo,et al.  An 800MHz star-connected on-chip network for application to systems on a chip , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[20]  E. Sackinger,et al.  A single-chip, 1.6-billion, 16-b MAC/s multiprocessor DSP , 2000, IEEE Journal of Solid-State Circuits.