Effectiveness of Internal Versus External SEU Scrubbing Mitigation Strategies in a Xilinx FPGA: Design, Test, and Analysis
暂无分享,去创建一个
A. Lesea | C. Poivey | M. Berg | H. Kim | K.A. LaBel | M. Friendlich | A. Phan | D. Petrick | D. Espinosa
[1] M. Friendlich,et al. Development of a Low-Cost and High-speed Single Event Effects Testers based on Reconfigurable Field Programmable Gate Arrays (FPGA) , 2006 .
[2] A. Lesea,et al. Experimental study and analysis of soft errors in 90nm Xilinx FPGA and beyond , 2007, 2007 9th European Conference on Radiation and Its Effects on Components and Systems.
[3] Dhiraj K. Pradhan,et al. Single Event Upset Detection and Correction , 2007 .
[4] P. Graham,et al. Radiation-induced multi-bit upsets in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.
[5] Heather Quinn,et al. Radiation-Induced Multi-Bit Upsets in Xilinx SRAM-Based FPGAs , .
[6] R. Harboe-Sorensen,et al. Heavy ion characterization of SEU mitigation methods for the Virtex FPGA , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).
[7] C. Carmichael,et al. Single Event Upsets in Xilinx Virtex-4 FPGA Devices , 2006, 2006 IEEE Radiation Effects Data Workshop.
[8] M. Berg,et al. Fault tolerance implementation within SRAM based FPGA designs based upon the increased level of single event upset susceptibility , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).
[9] M. Friendlich,et al. Single Event Effects (SEE) response of embedded power PCs in a Xilinx Virtex-4 FPGA for a space application , 2007, 2007 9th European Conference on Radiation and Its Effects on Components and Systems.
[10] M. Caffrey,et al. SEU Mitigation Techniques for Virtex FPGAs in Space Applications , 1999 .
[11] Jih-Jong Wang,et al. An Analysis of Single Event Upset Dependencies on High Frequency and Architectural Implementations within Actel RTAX-S Family Field Programmable Gate Arrays , 2006, IEEE Transactions on Nuclear Science.