A high speed asymmetric T-shape cell in NMOS-selected phase change memory chip

Abstract A high SET/RESET speed phase change memory cell with a NMOS selector is achieved by optimizing cell structure, material, programming circuit and testing method. An asymmetric T-shape cell structure increases the current density in the programmable region and reduces thermal diffusion in the cell. Super-lattice phase change material has a lower thermal conductivity. The circuit has a fast response and reduces the falling time of RESET pulse to 0.9 ns which enables a fast phase change operation of the memory cell. The testing system has good signal integrity and transmits the undistorted ultrafast programming enable signal to I/O ports of the chip. The optimized SET time is 50 ns and RESET time is 2 ns.

[1]  Tow Chong Chong,et al.  Phase change random access memory cell with superlattice-like structure , 2006 .

[2]  Hye-Jin Kim,et al.  A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  J. Kim,et al.  Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology , 2006, 2006 International Electron Devices Meeting.

[4]  J.-S. Noh,et al.  Critical Quenching Speed Determining Phase of Ge2Sb2Te5 in Phase--Change Memory , 2006, 2006 International Electron Devices Meeting.

[5]  Yihong Wu,et al.  Fast phase transitions induced by picosecond electrical pulses on phase change memory cells , 2008 .

[6]  R. Bez,et al.  4-Mb MOSFET-selected /spl mu/trench phase-change memory experimental chip , 2005, IEEE Journal of Solid-State Circuits.

[7]  Scaling Properties of Doped Sb2Te Phase Change Line Cells , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.

[8]  Byung-Gil Choi,et al.  A 90 nm 1.8 V 512 Mb Diode-Switch PRAM With 266 MB/s Read Throughput , 2008, IEEE Journal of Solid-State Circuits.

[9]  M. Kund,et al.  Nanosecond switching in GeTe phase change memory cells , 2009 .

[10]  X. Miao,et al.  Nonthermal phase transition in phase change memory cells induced by picosecond electric pulse , 2011 .

[11]  Kinam Kim,et al.  A 0.18 /spl mu/m 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM) , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  Paolo Mattavelli,et al.  A 4 Mb LV MOS-Selected Embedded Phase Change Memory in 90 nm Standard CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[13]  Duane Mills,et al.  A 45nm 1Gb 1.8V phase-change memory , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[14]  Jun Wang,et al.  Thermal conductivity of chalcogenide material with superlatticelike structure , 2011 .

[15]  Roberto Bez,et al.  A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).